| 전자부품 데이터시트 검색엔진 |
|
AN3216 데이터시트(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN3216 데이터시트(HTML) 17 Page - STMicroelectronics |
|
17 / 33 page ![]() DocID17496 Rev 7 17/33 AN3216 Clocks 32 3.2 HSE OSC clock The high-speed external clock signal (HSE) can be generated from two possible clock sources: • HSE user external clock (see Figure 8) • HSE external crystal/ceramic resonator (see Figure 9) 1. The value of REXT depends on the crystal characteristics. A typical value is in the range of 5 to 6 RS (resonator series resistance). 2. Load capacitance, CL, has the following formula: CL = CL1 x CL2 / (CL1 + CL2) + Cstray where: Cstray is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF. Please refer to Section 6: Recommendations on page 25 to minimize its value. 3.2.1 External source (HSE bypass) In this mode, an external clock source must be provided. It can have a frequency of up to 32 MHz. The external clock signal (square, sine or triangle) with a duty cycle of about 50%, has to drive the OSC_IN pin while the OSC_OUT pin must be left in the high impedance state (see Figure 8 and Figure 9). 3.2.2 External crystal/ceramic resonator (HSE crystal) The external oscillator frequency ranges from 1 to 24 MHz. The external oscillator has the advantage of producing a very accurate rate on the main clock. The associated hardware configuration is shown in Figure 9. The resonator and the load capacitors have to be connected as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. The load capacitance values must be adjusted according to the selected oscillator. For CL1 and CL2 it is recommended to use high-quality ceramic capacitors in the 5 pF to 25 pF range (typical), designed for high-frequency applications and selected to meet the requirements of the crystal or resonator. CL1 and CL2, are usually the same value. The crystal manufacturer typically specifies a load capacitance that is the series combination of CL1 and CL2. The PCB and MCU pin capacitances must be included when sizing CL1 and CL2 (10 pF can be used as a rough estimate of the combined pin and board capacitance). Refer to the electrical characteristics sections in the datasheet of your product for more details. Figure 8. External clock Figure 9. Crystal/ceramic resonators OSC_OUT OSC_IN External source (Hi-Z) ai14369 Hardware configuration OSC_OUT OSC_IN ai14370b STM32L1xxx REXT (1) CL1 CL2 Hardware configuration |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |