| 전자부품 데이터시트 검색엔진 |
|
AN3321 데이터시트(PDF) 3 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN3321 데이터시트(HTML) 3 Page - STMicroelectronics |
|
3 / 8 page ![]() AN3321 How to enable the remote system reset from JTAG Doc ID 18275 Rev 1 3/8 Creating a "wired AND" reset To comply with JTAG specifications, the reset wire has to be a "wired AND" of "open drain" devices with a common pull-up resistor. The actual reset chip U11 does not have any "open drain" output. To make this feature available: ● Replace the reset chip U11 with a STM6315SDW13F. U11 is located close to JTAG connector on the bottom layer (see Figure 2: EVB bottom layer). Passive pull-up is already available (R242). Cleaning-up reset wire On the actual revision of the board, some optional delay circuits are installed adding high load to reset wire. This is not compliant with JTAG specifications. To solve this issue modify the top layer of the board as follows (see Figure 1: EVB top layer): 1. Remove R137 and C57, located near the SMII PHY U18 2. Remove R172 and C75, located near the SMII PHY U19 3. Remove R207 and C90, located near the SMII PHY U20 4. Remove C236, located near the SMII PHY U21. Be careful NOT to remove R242 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |