| 전자부품 데이터시트 검색엔진 |
|
AN3961 데이터시트(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
AN3961 데이터시트(HTML) 22 Page - STMicroelectronics |
|
22 / 46 page ![]() Hardware layout and configuration AN3961 22/46 DocID022083 Rev 3 The LEDs associated with FPGA operations are described in Table 7. 3.4.1 Stored patterns The STEVAL-IME003V1 offers the possibility to memorize 16 patterns into on-board Flash memory in order to show the performance achievable at the pulser outputs. Six selectable patterns already stored in the Flash memory are preset by default, available and ready to use. A detailed description of the preset programs is listed in the tables that follow. Table 7. FPGA LEDs Color Name Description D2 Green START A program is running after START button SW5 has been pressed. D3 Green STOP The STOP button SW4 has been pressed. D4 Green IDLE The FPGA state machine is in the idle state. D5 Red ERROR An error has occurred during FPGA state machine execution. D23 Green DONE The FPGA has been successfully configured. D6-D29 Yellow PROG 0-15 The corresponding program is selected. Table 8. Program “0“ PW 5 pulses - HV0/1=±60 V; load: 300 pF//100 Ω Mode Frequency [MHz] Number of pulses Initial pulse H-bridge PRF Ch A PW 2.5 5 Positive TX0 150 µs Ch B PW 2.5 5 Negative TX0 150 µs Ch C PW 5 5 Positive TX1 150 µs CH D PW 5 5 Negative TX1 150 µs |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |