| 전자부품 데이터시트 검색엔진 |
|
PD17012 데이터시트(PDF) 39 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
PD17012 데이터시트(HTML) 39 Page - Renesas Technology Corp |
|
39 / 320 page ![]() µPD17012, 17P012 37 Data Sheet U10101EJ4V0DS Table 4-1. Data Memory Manipulation Instructions Function Instruction Operation Addition ADD ADDC Subtraction SUB SUBC Logical AND OR XOR Compare SKE SKGE SKLT SKNE Transfer MOV LD ST Judgement SKT SKF 4.3 Addressing of Data Memory Figure 4-3 shows addressing of the data memory. An address of the data memory is specified by a bank, a row address, and a column address. The row and column addresses are directly specified by using a data memory manipulation instruction. The bank is specified by the contents of the bank register. For details of the bank register, refer to 5. SYSTEM REGISTER (SYSREG). Figure 4-3. Addressing of Data Memory Bank register M Data memory address b3 b2 b1 b0 b2 b1 b0 b3 b2 b1 b0 Bank Row Address Column Address Instruction operand |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |