전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LTC1255CS8 데이터시트(PDF) 6 Page - Linear Technology

부품명 LTC1255CS8
상세설명  Dual 24V High-Side MOSFET Driver
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LINER [Linear Technology]
홈페이지  http://www.linear.com
Logo LINER - Linear Technology

LTC1255CS8 데이터시트(HTML) 6 Page - Linear Technology

Back Button LTC1255CS8 Datasheet HTML 2Page - Linear Technology LTC1255CS8 Datasheet HTML 3Page - Linear Technology LTC1255CS8 Datasheet HTML 4Page - Linear Technology LTC1255CS8 Datasheet HTML 5Page - Linear Technology LTC1255CS8 Datasheet HTML 6Page - Linear Technology LTC1255CS8 Datasheet HTML 7Page - Linear Technology LTC1255CS8 Datasheet HTML 8Page - Linear Technology LTC1255CS8 Datasheet HTML 9Page - Linear Technology LTC1255CS8 Datasheet HTML 10Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
6
LTC1255
OPERATIO
Internal Voltage Regulation
The output of the TTL-to-CMOS converter drives two
regulated supplies which power the low voltage CMOS
logic and analog blocks. The regulator outputs are isolated
from each other so that the noise generated by the charge
pump logic is not coupled into the 100mV reference or the
analog comparator.
Gate Charge Pump
Gate drive for the power MOSFET is produced by an
adaptive charge pump circuit which generates a gate
voltage substantially higher than the power supply volt-
age. The charge pump capacitors are included on-chip and
therefore no external components are required to generate
the gate drive. The charge pump is designed to drive a 12V
Zener diode clamp connected across the gate and source
of the MOSFET switch.
(One Channel)
BLOCK DIAGRA
Drain Current Sense
The LTC1255 is configured to sense the current flowing
into the drain of the power MOSFET in a high-side applica-
tion. An internal 100mV reference is compared to the drop
across a sense resistor (typically 0.002
Ω to 0.10Ω) in
series with the drain lead. If the drop across this resistor
exceeds the internal 100mV threshold, the input latch is
reset and the gate is quickly discharged via a relatively
large N-channel transistor.
Controlled Gate Rise and Fall Times
When the input is switched ON and OFF, the gate is
charged by the internal charge pump and discharged in a
controlled manner. The charge and discharge rates have
been set to minimize RFI and EMI emissions in normal
operation. If a short circuit or current overload condition
is encountered, the gate is discharged very quickly (typi-
cally a few microseconds) by a large N-channel transistor.
100mV
REFERENCE
10
µs
DELAY
LOW STANDBY
CURRENT
REGULATOR
TTL-TO-CMOS
CONVERTER
VOLTAGE
REGULATOR
ANALOG
DIGITAL
INPUT
LATCH
R
S
ONE
SHOT
OSCILLATOR
AND CHARGE
PUMP
GATE CHARGE
AND DISCHARGE
CONTROL LOGIC
FAST/SLOW
GATE CHARGE
LOGIC
INPUT
GATE
DRAIN
SENSE
ANALOG SECTION
COMP
GND
VS
LTC1255 • BD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com