전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LTC1197CS8 데이터시트(PDF) 3 Page - Linear Technology

부품명 LTC1197CS8
상세설명  10-Bit, 500ksps ADCs in MSOP with Auto Shutdown
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LINER [Linear Technology]
홈페이지  http://www.linear.com
Logo LINER - Linear Technology

LTC1197CS8 데이터시트(HTML) 3 Page - Linear Technology

  LTC1197CS8 Datasheet HTML 1Page - Linear Technology LTC1197CS8 Datasheet HTML 2Page - Linear Technology LTC1197CS8 Datasheet HTML 3Page - Linear Technology LTC1197CS8 Datasheet HTML 4Page - Linear Technology LTC1197CS8 Datasheet HTML 5Page - Linear Technology LTC1197CS8 Datasheet HTML 6Page - Linear Technology LTC1197CS8 Datasheet HTML 7Page - Linear Technology LTC1197CS8 Datasheet HTML 8Page - Linear Technology LTC1197CS8 Datasheet HTML 9Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 28 page
background image
3
LTC1197/LTC1197L
LTC1199/LTC1199L
RECO
E DED OPERATI G CO DITIO S
LTC1197
LTC1199
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
VCC = 5V Operation
tsuCS
Setup Time CS
↓ Before First CLK↑
26
26
ns
(See Figures 1, 2)
thDI
Hold Time DIN After CLK↑
LTC1199
26
ns
tsuDI
Setup Time DIN Stable Before CLK↑
LTC1199
26
ns
tWHCLK
CLK High Time
fCLK = fCLK(MAX)
40%
40%
1/fCLK
tWLCLK
CLK Low Time
fCLK = fCLK(MAX)
40%
40%
1/fCLK
tWHCS
CS High Time Between Data Transfer Cycles
32
32
ns
tWLCS
CS Low Time During Data Transfer
13
15
CLK
VCC = 5V, VREF = 5V, fCLK = fCLK(MAX) as defined in Recommended Operating Conditions, unless otherwise noted.
CONVERTER AND MULTIPLEXER CHARACTERISTICS
– 0.05V to VCC + 0.05V
LTC1197
LTC1199
PARAMETER
CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
Offset Error
q
±2
±2
LSB
Linearity Error
(Note 3)
q
±1
±1
LSB
Gain Error
q
±4
±4
LSB
No Missing Codes Resolution
q
10
10
Bits
Analog Input Range
V
Reference Input Range
LTC1197, VCC ≤ 6V
0.2
VCC + 0.05V
V
LTC1197, VCC > 6V
0.2
6
V
Analog Input Leakage Current
(Note 4)
q
±1
±1
µA
LTC1197L
LTC1199L
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNITS
VCC
Supply Voltage
2.7
4
2.7
4
V
VCC = 2.7V Operation
fCLK
Clock Frequency
q
0.01
3.5
0.01
3.5
MHz
tCYC
Total Cycle Time
14
16
CLK
tSMPL
Analog Input Sampling Time
1.5
1.5
CLK
thCS
Hold Time CS Low After Last CLK
↑
40
40
ns
tsuCS
Setup Time CS
↓ Before First CLK↑
78
78
ns
(See Figures 1, 2)
thDI
Hold Time DIN After CLK↑
LTC1199L
78
ns
tsuDI
Setup Time DIN Stable Before CLK↑
LTC1199L
78
ns
tWHCLK
CLK High Time
fCLK = fCLK(MAX)
40%
40%
1/fCLK
tWLCLK
CLK Low Time
fCLK = fCLK(MAX)
40%
40%
1/fCLK
tWHCS
CS High Time Between Data Transfer Cycles
96
96
ns
tWLCS
CS Low Time During Data Transfer
13
15
CLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com