LTC1283CS datasheet(14/24 Pages) LINER

14 / 24 page

LTC1283

APPLICATI

I FOR ATIO

SCLK

DIN

DOUT

ANALOG

INPUTS

LTC1283

COP820C

LTC1283 • AI11

•

Motorola SPI (MC68HC05C4, MC68HC11)

The MC68HC05C4 and MC68HC11 transfer data MSB-

first and in 8-bit increments. Programming the LTC1283

for MSB-first format and 16-bit word length allows the 10-

bit data output to be received by the MPU as two 8-bit

bytes with the final 6 unused bits filled with zeroes by the

LTC1283.

MSB*

LSB

*B9 is MSB in unipolar or sign bit in bipolar

BYTE 1

LTC1283 • AI14

BYTE 2

LOCATION A

LOCATION A + 1

MNEMONIC

COMMENTS

BCLR n

C0 IS CLEARED (CS GOES LOW)

LDA

LOAD DIN FOR LTC1283 INTO ACC

STA

LOAD DIN FROM ACC TO SPI DATA REG. START SCK

↑

NOP

8 NOPs FOR TIMING

↓

LDA

LOAD CONTENTS OF SPI STATUS REG. INTO ACC

LDA

LOAD LTC1283 DOUT FROM SPI DATA REG.

INTO ACC (BYTE 1)

STA

LOAD LTC1283 DOUT INTO RAM (LOCATION A)

MNEMONIC

COMMENTS

STA

START NEXT SPI CYCLE

↑

NOP

6 NOPs FOR TIMING

↓

BSET n

CO IS SET (CS GOES HIGH)

LDA

LOAD CONTENTS OF SPI STATUS REG. INTO ACC

LDA

LOAD LTC1283 DOUT FROM SPI DATA REG.

INT ACC (BYTE 2)

STA

LOAD LTC1283 INTO RAM (LOCATION A +1)

Hardware and Software Interface to Motorola MC68HC05C4 and

MC68HC11 Processors

DOUT from LTC1283 stored in MC68HC05C4 or MC68HC11 RAM

MSB*

LSB

*B9 is MSB in unipolar or sign bit in bipolar

BYTE 1

LTC1283 • AI12

10X

BYTE 2

Hardware and Software Interface to National Semiconductor

COP820C Processor

DOUT from LTC1283 stored in COP820C RAM

MNEMONIC

COMMENTS

LD (F0)

←0D

LOAD 0D INTO F0 (DIN)

LD (D5)

←32

CONFIGURE PORT G

LD (EE)

←8

CONFIGURE CONTROL REG.

LD (B)

←D4

PORT G DATA REG. INTO B

LD (A)

←(F0)

LOAD DIN INTO ACC

RBIT 1

G1 RESET (CS GOES LOW)

X (A)

←→(E9)

LOAD DIN INTO SHIFT REG.

LD (B)

←EF

LOAD PSW REG. ADDR IN B

SBIT 2

TRANSFER BEGINS

↑

NOP

15 NOPs FOR TIMING

↓

MNEMONIC

COMMENTS

X(A)

←→(E9)

LOAD DOUT INTO ACC

SBIT 2

TRANSFER CONTINUES

X (A)

←→(F3)

LOAD DOUT IN ADDR F3

RBIT 2

STOP TRANSFER

LD (B)

←D4

PUT PORT G ADDR IN B

SBIT 1

G1 SET (CS GOES HIGH)

X (A)

←→(E9)

LOAD DOUT INTO ACC

CLEAR CARRY

RRCA

SHIFT RIGHT THRU CARRY

RRCA

SHIFT RIGHT THRU CARRY

RRCA

SHIFT RIGHT THRU CARRY

X (A)

←→(F4)

LOAD DOUT IN ADDR F4

SCLK

DIN

DOUT

SCK

MOSI

MISO

ANALOG

INPUTS

LTC1283

MC68HC05C4

MC68HC11

LTC1283 • AI13

•

LTC1283CS 데이터시트(PDF) 14 Page - Linear Technology

LTC1283CS 데이터시트(HTML) 14 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

데이터시트 다운로드

링크 URL