| 전자부품 데이터시트 검색엔진 |
|
LTC1421 데이터시트(PDF) 16 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC1421 데이터시트(HTML) 16 Page - Linear Technology |
|
16 / 24 page ![]() 16 LTC1421/LTC1421-2.5 APPLICATIONS INFORMATION VCCLO 12 3 4 VCCHI DISABLE CON1 CON2 CPON PWRGD VTH2 1421 F17 VOUTHI GATEHI GATELO VOUTLO RESET FAULT POR 32 µs Figure 17. Board Removal Timing Board Removal Timing When the board is removed from the host, the sequence happens in reverse (Figure 17). Since CON1 and CON2 are the shortest pins, they break connection first and are internally pulled high (time point 1). The charge pumps are turned off, CPON is pulled low. VOUTLO and VOUTHI are actively pulled down. When VOUTLO falls below its reset threshold (time point 2) PWRGD is pulled low. To allow time for power fail information to be stored in nonvolatile memory, the falling edge of RESET (time point 3) is delayed by 32 µs from the falling edged of PWRGD. Finally, the input supply pins VCCHI and VCCLO break contact (time point 4). If staggered pins are not used, the board may be powered down prior to removal by switch- ing the POR pin to ground with a toggle switch. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |