| 전자부품 데이터시트 검색엔진 |
|
LTC1456CS8 데이터시트(PDF) 3 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC1456CS8 데이터시트(HTML) 3 Page - Linear Technology |
|
3 / 8 page ![]() 3 LTC1456 VCC = 4.5V to 5.5V, VOUT unloaded, TA = TMIN to TMAX, unless otherwise noted. ELECTRICAL CHARACTERISTICS The q denotes specifications which apply over the full operating temperature range. Note 1: Nonlinearity is defined from the first code that is greater than or equal to the maximum offset specification to code 4095 (full scale). Note 2: Load is 5k Ω in parallel with 100pF. Note 3: DAC switched between all 1s and the code corresponding to VOS for the part. Note 4: Digital inputs at 0V or VCC. SYMBOL PARAMETER CONDITIONS MIN TYP MAX UNITS Digital I/O VIH Digital Input High Voltage q 2.4 V VIL Digital Input Low Voltage q 0.8 V VOH Digital Output High Voltage IOUT = – 1mA, DOUT Only q VCC – 1.0 V VOL Digital Output Low Voltage IOUT = 1mA, DOUT Only q 0.4 V ILEAK Digital Input Leakage VCC = 5V, VIN = GND to VCC q ±10 µA CIN Digital Input Capacitance Guaranteed by Design. Not Subject to Test. q 10 pF Switching t1 DIN Valid to CLK Setup q 40 ns t2 DIN Valid to CLK Hold q 0ns t3 CLK High Time q 40 ns t4 CLK Low Time q 40 ns t5 CS/LD Pulse Width q 50 ns t6 LSB CLK to CS/LD q 40 ns t7 CS/LD Low to CLK q 20 ns t8 DOUT Output Delay CLOAD = 15pF, VCC = 5V q 150 ns t9 CLK Low to CS/LD Low q 20 ns t10 CLR Pulse Width q 65 ns |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |