전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M30620FCMFP 데이터시트(PDF) 15 Page - Mitsubishi Electric Semiconductor

부품명 M30620FCMFP
상세설명  SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MITSUBISHI [Mitsubishi Electric Semiconductor]
홈페이지  http://www.mitsubishichips.com
Logo MITSUBISHI - Mitsubishi Electric Semiconductor

M30620FCMFP 데이터시트(HTML) 15 Page - Mitsubishi Electric Semiconductor

Back Button M30620FCMFP Datasheet HTML 11Page - Mitsubishi Electric Semiconductor M30620FCMFP Datasheet HTML 12Page - Mitsubishi Electric Semiconductor M30620FCMFP Datasheet HTML 13Page - Mitsubishi Electric Semiconductor M30620FCMFP Datasheet HTML 14Page - Mitsubishi Electric Semiconductor M30620FCMFP Datasheet HTML 15Page - Mitsubishi Electric Semiconductor M30620FCMFP Datasheet HTML 16Page - Mitsubishi Electric Semiconductor M30620FCMFP Datasheet HTML 17Page - Mitsubishi Electric Semiconductor M30620FCMFP Datasheet HTML 18Page - Mitsubishi Electric Semiconductor M30620FCMFP Datasheet HTML 19Page - Mitsubishi Electric Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 33 page
background image
Timing
Mitsubishi microcomputers
M16C / 62M Group
(Low voltage version)
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
15
Switching characteristics (referenced to VCC = 3V, VSS = 0V at Ta = – 20oC to 85oC / – 40oC to 85oC
(Note 3), CM15 = “1” unless otherwise specified)
Table 1.26.21. Memory expansion and microprocessor modes (with no wait)
td(BCLK-AD)
Address output delay time
60
ns
td(BCLK-CS)
Chip select output delay time
60
ns
th(BCLK-AD)
Address output hold time (BCLK standard)
4
ns
th(BCLK-CS)
Chip select output hold time (BCLK standard)
4
ns
td(BCLK-ALE)
ALE signal output delay time
60
ns
th(BCLK-ALE)
ALE signal output hold time
—
4
ns
td(BCLK-RD)
RD signal output delay time
60
ns
th(BCLK-RD)
RD signal output hold time
0
ns
th(RD-AD)
Address output hold time (RD standard)
0
ns
td(BCLK-WR)
WR signal output delay time
60
ns
th(BCLK-WR)
WR signal output hold time
0
ns
th(WR-AD)
Address output hold time (WR standard)
0
ns
td(BCLK-DB)
Data output delay time (BCLK standard)
80
ns
th(BCLK-DB)
Data output hold time (BCLK standard)
4
ns
td(DB-WR)
Data output delay time (WR standard)
(Note1)
ns
th(WR-DB)
Data output hold time (WR standard)(Note2)
0
ns
Note 1: Calculated according to the BCLK frequency as follows:
td(DB – WR) =
f(BCLK) X 2
10
9
– 80
[ns]
Symbol
Standard
Measuring condition
Max.
Min.
Parameter
Unit
Note 2: This is standard value shows the timing when the output is off,
and doesn't show hold time of data bus.
Hold time of data bus is different by capacitor volume and pull-up
(pull-down) resistance value.
Hold time of data bus is expressed in
t = –CR X ln (1 – VOL / VCC)
by a circuit of the right figure.
For example, when VOL = 0.2VCC, C = 30pF, R = 1k
Ω, hold time
of output “L” level is
t = – 30pF X 1k
Ω X ln (1 – 0.2VCC / VCC)
= 6.7ns.
DBi
R
C
Note 3: Specify a product of –40°C to 85°C to use it.
Figure 1.26.1
P6
P7
P8
P10
P9
P0
P1
P2
P3
P4
P5
30pF
Figure 1.26.1. Port P0 to P10 measurement circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com