전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LTC1735IGN 데이터시트(PDF) 11 Page - Linear Technology

부품명 LTC1735IGN
상세설명  High Efficiency Synchronous Step-Down Switching Regulator
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  LINER [Linear Technology]
홈페이지  http://www.linear.com
Logo LINER - Linear Technology

LTC1735IGN 데이터시트(HTML) 11 Page - Linear Technology

Back Button LTC1735IGN Datasheet HTML 7Page - Linear Technology LTC1735IGN Datasheet HTML 8Page - Linear Technology LTC1735IGN Datasheet HTML 9Page - Linear Technology LTC1735IGN Datasheet HTML 10Page - Linear Technology LTC1735IGN Datasheet HTML 11Page - Linear Technology LTC1735IGN Datasheet HTML 12Page - Linear Technology LTC1735IGN Datasheet HTML 13Page - Linear Technology LTC1735IGN Datasheet HTML 14Page - Linear Technology LTC1735IGN Datasheet HTML 15Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 32 page
background image
11
LTC1735
capacitor reaches 1.19V, COSC is reset to ground. The
process then repeats.
The value of COSC is calculated from the desired operating
frequency assuming no external clock input on the FCB
pin:
CpF
Frequency
OSC()
.(
)
=
161 10
11
7
A graph for selecting COSC versus frequency is shown in
Figure 2. The maximum recommended switching fre-
quency is 550kHz .
The internal oscillator runs at its nominal frequency (fO)
when the FCB pin is pulled high to INTVCC or connected to
ground. Clocking the FCB pin above and below 0.8V will
cause the internal oscillator to injection lock to an external
clock signal applied to the FCB pin with a frequency
between 0.9fO and 1.3fO. The clock high level must exceed
1.3V for at least 0.3
µs and the clock low level must be less
than 0.3V for at least 0.3
µs. The top MOSFET turn-on will
synchronize with the rising edge of the clock.
Attempting to synchronize to too high an external fre-
quency (above 1.3fO) can result in inadequate slope com-
pensation and possible loop instability. If this condition
exists simply lower the value of COSC so fEXT = fO according
to Figure 2.
When synchronized to an external clock, Burst Mode
operation is disabled but the inductor current is not
APPLICATIO S I FOR ATIO
allowed to reverse. The 25% minimum inductor current
clamp present in Burst Mode operation is removed,
providing constant frequency discontinuous operation
over the widest possible output current range. In this
mode the synchronous MOSFET is forced on once every
10 clock cycles to recharge the bootstrap capacitor. This
minimizes audible noise while maintaining reasonably
high efficiency.
Inductor Value Calculation
The operating frequency and inductor selection are inter-
related in that higher operating frequencies allow the use
of smaller inductor and capacitor values. So why would
anyone ever choose to operate at lower frequencies with
larger components? The answer is efficiency. A higher
frequency generally results in lower efficiency because of
MOSFET gate charge losses. In addition to this basic trade
off, the effect of inductor value on ripple current and low
current operation must also be considered.
The inductor value has a direct effect on ripple current. The
inductor ripple current
∆IL decreases with higher induc-
tance or frequency and increases with higher VIN or VOUT:
∆I
fL
V
V
V
L
OUT
OUT
IN
=
1
1
()( )
Accepting larger values of
∆IL allows the use of low
inductances, but results in higher output voltage ripple
and greater core losses. A reasonable starting point for
setting ripple current is
∆IL= 0.3 to 0.4(IMAX). Remember,
the maximum
∆IL occurs at the maximum input voltage.
The inductor value also has an effect on low current
operation. The transition to low current operation begins
when the inductor current reaches zero while the bottom
MOSFET is on. Burst Mode operation begins when the
average inductor current required results in a peak current
below 25% of the current limit determined by RSENSE.
Lower inductor values (higher
∆IL) will cause this to occur
at higher load currents, which can cause a dip in efficiency
in the upper range of low current operation. In Burst Mode
operation, lower inductance values will cause the burst
frequency to decrease.
Figure 2. Timing Capacitor Value
OPERATING FREQUENCY (kHZ)
0
100
200
300
400
500
600
1735 F02
100.0
87.5
75.0
62.5
50.0
37.5
25.0
12.5
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com