7 of 11

RFDA0016

DS100813

7628 Thorndike Road, Greensboro, NC 27409-9421 · For sales or technical

support, contact RFMD at (+1) 336-678-5570 or sales-support@rfmd.com.

SPI Timing Diagram Specifications

Limit

Unit

Comment

t1

25

MHz max

CLK Frequency

t2

20

ns min

CLK High

t3

20

ns min

CLK Low

t4

5

ns min

DATA to CLK Setup time

t5

5

ns min

DATA to CLK Hold time

t6

30

ns min

DATA Valid

t7

5

ns min

LE to CLK Setup time

t8

5

ns min

CLK to LE Setup time

t9

10

ns min

LE pulse width

t10

20

ns max

Output set

Logic Voltage Levels

State

Logic

Low

0V to 0.8V

High

2.0V to 5.0V

Power Up Programming Truth Table

PUP

Attenuator Setting

Low

Minimum Attenuation (0 dB)

High

Maximum Attenuation (31.5 dB)