| 전자부품 데이터시트 검색엔진 |
|
RT9420 데이터시트(PDF) 13 Page - Richtek Technology Corporation |
|
|
|||||||||||||||||||||||||||||
RT9420 데이터시트(HTML) 13 Page - Richtek Technology Corporation |
|
13 / 14 page ![]() RT9420 13 DS9420-01 October 2014 www.richtek.com © Copyright 2014 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. Figure 8. PCB Layout Guide Layout Considerations R3 IO Power PACK- PACK+ C1 C2 R2 R1 Positive Power Bus Negative Power Bus VDD and GND need direct connect to Battery for preventing the affect of I-R drop. Connect to GND, if not used. Input filter must be placed as close as possible to the VDD and VBAT. TEST GND VBAT SDA SCL QS ALERT VDD 9 7 6 5 1 2 3 4 8 PMIC_GND PMIC_VBAT Battery PACK |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |