전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

P4C1981L-10DM 데이터시트(PDF) 4 Page - Pyramid Semiconductor Corporation

부품명 P4C1981L-10DM
상세설명  ULTRA HIGH SPEED 16K x 4 CMOS STATIC RAMS
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PYRAMID [Pyramid Semiconductor Corporation]
홈페이지  http://www.pyramidsemiconductor.com
Logo PYRAMID - Pyramid Semiconductor Corporation

P4C1981L-10DM 데이터시트(HTML) 4 Page - Pyramid Semiconductor Corporation

  P4C1981L-10DM Datasheet HTML 1Page - Pyramid Semiconductor Corporation P4C1981L-10DM Datasheet HTML 2Page - Pyramid Semiconductor Corporation P4C1981L-10DM Datasheet HTML 3Page - Pyramid Semiconductor Corporation P4C1981L-10DM Datasheet HTML 4Page - Pyramid Semiconductor Corporation P4C1981L-10DM Datasheet HTML 5Page - Pyramid Semiconductor Corporation P4C1981L-10DM Datasheet HTML 6Page - Pyramid Semiconductor Corporation P4C1981L-10DM Datasheet HTML 7Page - Pyramid Semiconductor Corporation P4C1981L-10DM Datasheet HTML 8Page - Pyramid Semiconductor Corporation P4C1981L-10DM Datasheet HTML 9Page - Pyramid Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 13 page
background image
P4C1981/1981L, P4C1982/1982L
Page 4 of 13
Document # SRAM114 REV B
Sym.
Parameter
Unit
-10
-12
-15
-20
-25
-35
-45
Min Max Min Max Min Max Min Max Min Max Min Max Min Max
t
RC
Read Cycle Time
10
12
15
20
25
35
45
ns
t
AA
Address Access
10
12
15
20
25
35
45
ns
Time
t
AC
Chip Enable
10
12
15
20
25
35
45
ns
Access Time
t
OH
Output Hold from
2
2
2222
2
ns
Address Change
t
LZ
Chip Enable to
2
2
2222
2
ns
Output in Low Z
t
HZ
Chip Disable to
6
7
8
10
10
15
15
ns
Output in High Z
t
OE
Output Enable
6
7
8
12
15
21
27
ns
Low to Data Valid
t
OLZ
Output Enable to
2
2
2222
2
ns
Output in Low Z
t
OHZ
Output Disable to
6
7
9
9
10
14
15
ns
Output in High Z
t
PU
Chip Enable to
0
0
0000
0
ns
Power Up Time
t
PD
Chip Disable to
10
12
15
20
25
25
30
ns
Power Down Time
AC CHARACTERISTICS—READ CYCLE
(V
CC = 5V ± 10%, All Temperature Ranges)
(2)
READ CYCLE NO.1 (OE
OE
OE
OE
OE controlled)(5)
Notes:
5. WE is HIGH for READ cycle.
6. CE
1, CE2 and OE are LOW for READ Cycle.
7. OE is LOW for the cycle.
8. ADDRESS must be valid prior to or coincident with, CE
1, and
CE
2 transition LOW.
9. Transition is measured ±200mV from steady state voltage
prior to change, with loading as specified in Figure 1.
10. Read Cycle Time is measured from the last valid address to
the first transitioning address.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com