| 전자부품 데이터시트 검색엔진 |
|
82P33724 데이터시트(PDF) 3 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
82P33724 데이터시트(HTML) 3 Page - Integrated Circuit Systems |
|
3 / 13 page ![]() REVISION 1 09/23/14 3 PORT SYNCHRONIZER FOR IEEE 1588 AND SYNCHRONOUS ETHERNET 82P33724 SHORT FORM DATA SHEET FUNCTIONAL BLOCK DIAGRAM Figure 1. Functional Block Diagram Control and Status Registers OutDiv OutDiv I2C Slave, SPI, UART JTAG I2C Master Reference monitors Reference selection Frac-N input dividers SYS PLL DPLL2 APLL1 APLL2 OutDiv OutDiv OutDiv DPLL1 OUT3p/n OUT4p/n OUT5p/n OUT6p/n OUT7 System Clock LOS0 / XO_FREQ0 LOS1 / XO_FREQ1 LOS2 / XO_FREQ2 LOS3 ex_sync module IN3(P/N) IN4(P/N) IN1(P/N) IN2(P/N) IN5 IN6 FRSYNC_8K_1PPS MFRSYNC_2K_1PPS OutDiv OUT1 OutDiv OUT2 OutDiv OutDiv OUT9 OUT10 DPLL3 OutDiv OUT8 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |