TSI721 datasheet(49/68 Pages) IDT

49 / 68 page

3. Electrical Characteristics > AC Timing Specifications

Tsi721 Datasheet

May 5, 2014

Formal Status

This document is confidential and is subject to an NDA.

Integrated Device Technology

3.7.4.0.2

Level I Receiver Eye Diagram

For each baud rate at which the a LP-Serial receiver is specified to operate, the receiver meets the corresponding Bit Error

Ratio specification in Table 25 when the eye pattern of the receiver test signal (exclusive of sinusoidal jitter) falls entirely within

the unshaded portion of the Receiver Input Compliance Mask displayed in Figure 9. The eye pattern of the receiver test signal

is measured at the input pins of the receiving device with the device replaced with a 100 Ohm + 5% differential resistive load.

Figure 9: S-RIO Level I Receiver Input Mask

3.7.4.1

5 Gbps LP-Serial Links

This chapter describes the requirements for Level II RapidIO LP-Serial short and medium electrical interfaces of nominal baud

rates of 5.0. Gbps using NRZ coding (thus, 1 bit per symbol at the electrical level). A compliant device must meet all of the

requirements listed below. The electrical interface is based on a high speed low voltage logic with a nominal differential

impedance of 100 Ohm. Connections are point-to-point balanced differential pair and signaling is unidirectional.

Table 25: Level I Far-End (Rx) Template Intervals

Characteristic

Symbol

Far-End

Value

Units

Eye mask

R_X1

0.275

Eye mask

R_Y1

100

Eye mask

R_Y2

800

High probability jitter

R_HPJ

0.37

UIpp

Total Jitter (Does not include sinusoidal

jitter)

R_TJ

0.55

UIpp

TSI721 데이터시트(PDF) 49 Page - Integrated Device Technology

TSI721 데이터시트(HTML) 49 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

데이터시트 다운로드

링크 URL