전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

S35390A 데이터시트(PDF) 8 Page - Seiko Instruments Inc

부품명 S35390A
상세설명  FOR AUTOMOTIVE 105C OPERATION
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SII [Seiko Instruments Inc]
홈페이지  http://www.sii.co.jp
Logo SII - Seiko Instruments Inc

S35390A 데이터시트(HTML) 8 Page - Seiko Instruments Inc

Back Button S35390A Datasheet HTML 4Page - Seiko Instruments Inc S35390A Datasheet HTML 5Page - Seiko Instruments Inc S35390A Datasheet HTML 6Page - Seiko Instruments Inc S35390A Datasheet HTML 7Page - Seiko Instruments Inc S35390A Datasheet HTML 8Page - Seiko Instruments Inc S35390A Datasheet HTML 9Page - Seiko Instruments Inc S35390A Datasheet HTML 10Page - Seiko Instruments Inc S35390A Datasheet HTML 11Page - Seiko Instruments Inc S35390A Datasheet HTML 12Page - Seiko Instruments Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 51 page
background image
FOR AUTOMOTIVE 105°C OPERATION 2-WIRE REAL-TIME CLOCK
S-35390A H Series
Rev.2.2_00
Seiko Instruments Inc.
8
AC Electrical Characteristics
Table 8 Measurement Conditions
SDA
C = 100 pF
VDD
R = 1 k
Ω
Input pulse voltage
VIH = 0.9
× VDD, VIL = 0.1 × VDD
Input pulse rise / fall time
20 ns
Output determination voltage
VOH = 0.5
× VDD, VOL = 0.5 × VDD
Output load
100 pF
+ pull-up resistor 1 kΩ
Remark
The power supplies of the IC
and load have the same
electrical potential.
Figure 7 Output Load Circuit
Table 9 AC Electrical Characteristics
(Ta =
−40°C to +105°C)
Item
Symbol
VDD
*2 ≥ 1.3 V
VDD
*2 ≥ 3.0 V
Unit
Min.
Typ.
Max.
Min.
Typ.
Max.
SCL clock frequency
fSCL
0
−
100
0
−
400
kHz
SCL clock low time
tLOW
4.7
−
−
1.3
−
−
μs
SCL clock high time
tHIGH
4
−
−
0.6
−
−
μs
SDA output delay time
*1
tPD
−
−
3.5
−
−
0.9
μs
Start condition setup time
tSU.STA
4.7
−
−
0.6
−
−
μs
Start condition hold time
tHD.STA
4
−
−
0.6
−
−
μs
Data input setup time
tSU.DAT
250
−
−
100
−
−
ns
Data input hold time
tHD.DAT
0
−
−
0
−
−
μs
Stop condition setup time
tSU.STO
4.7
−
−
0.6
−
−
μs
SCL, SDA rise time
tR
−
−
1
−
−
0.3
μs
SCL, SDA fall time
tF
−
−
0.3
−
−
0.3
μs
Bus release time
tBUF
4.7
−
−
1.3
−
−
μs
Noise suppression time
tI
−
−
100
−
−
50
ns
*1.
Since the output format of the SDA pin is Nch open-drain output, SDA output delay time is determined by the values of
the load resistance (RL) and load capacity (CL) outside the IC. Therefore, use this value only as a reference value.
*2.
Regarding the power supply voltage, refer to " Recommended Operation Conditions".
SCL
SDA
(S-35390A H Series input)
SDA
(S-35390A H Series output)
tBUF
tR
tSU.STO
tSU.DAT
tHD.DAT
tPD
tHIGH
tLOW
tHD.STA
tSU.STA
tF
Figure 8 Bus Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com