전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

M3000G-S16-R 데이터시트(PDF) 5 Page - Unisonic Technologies

부품명 M3000G-S16-R
상세설명  PIR INFRARED REMOTE CONTROL CIRCUIT
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  UTC [Unisonic Technologies]
홈페이지  http://www.utc-ic.com
Logo UTC - Unisonic Technologies

M3000G-S16-R 데이터시트(HTML) 5 Page - Unisonic Technologies

  M3000G-S16-R Datasheet HTML 1Page - Unisonic Technologies M3000G-S16-R Datasheet HTML 2Page - Unisonic Technologies M3000G-S16-R Datasheet HTML 3Page - Unisonic Technologies M3000G-S16-R Datasheet HTML 4Page - Unisonic Technologies M3000G-S16-R Datasheet HTML 5Page - Unisonic Technologies M3000G-S16-R Datasheet HTML 6Page - Unisonic Technologies  
Zoom Inzoom in Zoom Outzoom out
 5 / 6 page
background image
M3000
CMOS IC
UNISONICTECHNOLOGIESCO.,LTD
5 of 6
www.unisonic.com.tw
QW-R502-473.a
FUNCTIONAL DESCRIPTIONS
1. Re-Triggerable Mode
Re-Triggerable Waveform
Operational amplifier OP1 composed sensor signal pre-processing circuit. The amplified signal coupled to the
operational amplifier OP2, and elevated DC level to VM (≈0.5VDD), The output signal V2 input to Bi-directional level
detector(COP1&COP2), detected the effective signal Vs. As the VH≈0.7VDD, VL≈0.3VDD, while VDD=5V, it is
immune to the ±1V noise interference and can improve system reliability.
COP3 is a condition comparator. When the input voltage Vc<VR(≈0.2VDD), COP3 output is low, it disabled the
Vs transmission to State Control circuit; When Vc>VR, COP3 output is high, chip access to extension time period.
When pin A connect to "0", any change of V2 have been ignored until the end of Tx period, which called
non-retriggerable mode. When the Tx period ended, Vo jump back to the low level, chip access to the lock period Ti.
During the Ti period, any changes of V2 can not make Vo jumping to valid state (high level), it can inhibit a variety of
interference when the load changed.
2. Non-Retriggerable mode
V2
VS
A
VC
VOUT
VH
VL
Tx
Ti
Tx
Ti
Non-Retriggerable Waveform
During the time of Vc="0", A="0",signal Vs can not trigger Vo to a valid state; When Vc="1", A="1", Vs can
repeatable trigger Vo to the valid state, and keep the state in Tx period.
In the Tx period, if Vs jump to "1", then Vo extend to an another Tx; if Vs keep "1" state, Vo maintains the valid
state; if Vs keep "0 "state, after the period of Tx, Vo change to invalid state, and in the Ti time, any change of Vs can
not trigger Vo to a valid state.



Html Pages

1 2 3 4 5 6


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com