| 전자부품 데이터시트 검색엔진 |
|
U74LVC2G126G-SM1-R 데이터시트(PDF) 1 Page - Unisonic Technologies |
|
|
|||||||||||||||||||||||||||||
U74LVC2G126G-SM1-R 데이터시트(HTML) 1 Page - Unisonic Technologies |
|
1 / 6 page ![]() UNISONIC TECHNOLOGIES CO., LTD U74LVC2G126 CMOS IC www.unisonic.com.tw 1 of 6 Copyright © 2015 Unisonic Technologies Co., Ltd QW-R502-231.E DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS DESCRIPTION The U74LVC2G126 consists of two bus buffers with 3-state output controlled by enable input (nOE), when nOE is low, the output is disabling. Inputs can be driven from either 3.3V or 5V devices, so the device can be used in a mix 3.3V/5V system. This device is full specified for partial power-down protective circuit, preventing the backflow current through the device when it is powered down. FEATURES * Operation voltage range: 1.65~5.5V * Support 5V VCC operation * Low power dissipation * Input accept voltage to 5.5V TSSOP-8 MSOP-8 ORDERING INFORMATION Ordering Number Package Packing U74LVC2G126G-P08-R TSSOP-8 Tape Reel U74LVC2G126G-SM1-R MSOP-8 Tape Reel MARKING MSOP-8 TSSOP-8 |
유사한 부품 번호 - U74LVC2G126G-SM1-R |
|
유사한 설명 - U74LVC2G126G-SM1-R |
|
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |