| 전자부품 데이터시트 검색엔진 |
|
U74HCT7046G-P16-R 데이터시트(PDF) 10 Page - Unisonic Technologies |
|
|
|||||||||||||||||||||||||||||
U74HCT7046G-P16-R 데이터시트(HTML) 10 Page - Unisonic Technologies |
|
10 / 16 page ![]() U74HCT7046 CMOS IC UNISONICTECHNOLOGIESCO.,LTD 10 of 16 www.unisonic.com.tw QW-R502-851.A PHASE COMPARATORS (Cont.) Phase comparator 2 (PC2) This is a positive edge-triggered phase and frequency detector. If the PLL is using the comparator, the loop is controlled by positive signal transitions and the duty factors of SIGIN and COMPIN are not important. PC2 is comprised of two D-type flip-flops, control-gating and a 3-state output stage. The circuit function is as an up-down counter (Logic Diagram) for SIGIN causes an up-count and COMPIN causes a down-count. The transfer function of PC2, assuming ripple (fr = fi) is suppressed, is ) ( 4 V V COMPIN SIGIN DEMOUT CC φ φ π − = where VDEMOUT is the demodulator output at pin 10; VDEMOUT = VPC2OUT (via low-pass filter). The phase comparator gain is: ) r V / ( 4 V K CC P π = As shown in Fig.3, VDEMOUT is the resultant of the initial phase differences of SIGIN and COMPIN. Typical waveforms for the PC2 loop locked at fo are shown in Fig.4. π 4 Fig.3 Phase comparator 2: average output voltage versus input phase difference. Fig.4 Typical waveforms for PLL using phase comparator 2, loop locked at fo. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |