전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SCS152 데이터시트(PDF) 13 Page - Microchip Technology

부품명 SCS152
상세설명  KEELOQ Token Card Chip
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SCS152 데이터시트(HTML) 13 Page - Microchip Technology

Back Button SCS152 Datasheet HTML 8Page - Microchip Technology SCS152 Datasheet HTML 9Page - Microchip Technology SCS152 Datasheet HTML 10Page - Microchip Technology SCS152 Datasheet HTML 11Page - Microchip Technology SCS152 Datasheet HTML 12Page - Microchip Technology SCS152 Datasheet HTML 13Page - Microchip Technology SCS152 Datasheet HTML 14Page - Microchip Technology SCS152 Datasheet HTML 15Page - Microchip Technology SCS152 Datasheet HTML 16Page - Microchip Technology  
Zoom Inzoom in Zoom Outzoom out
 13 / 16 page
background image
SCS152
© 1997 Microchip Technology Inc.
Preliminary
DS40150B-page 13
8.0
DEVICE CHARACTERISTICS
TABLE 8-1:
ABSOLUTE MAXIMUM RATINGS
Description
Symbol
Min.
Max.
Units
Supply voltage, with respect to GND
VDD
-0.3
6.0
V
Input voltage, with respect to GND
VI
-0.3
6.0
V
Storage temperature
TS
-55
+85
°C
ESD protection on all pins (HBM)
VESD
4000
V
TABLE 8-2:
DC CHARACTERISTICS
VDD: 5.0 V
± 10%
TA:
-40
°C to +85°C
Description
Symbol
Min.
Typ.
Max.
Units
Condition
Current when reading
IDDR
300
600
µA
SDIO = VDD
Current when programming
IDDP
1.2
1.6
mA
SDIO = VDD
Input low voltage
VIL
0.8
V
Input high voltage
VIH
3.0
V
Output low voltage
VOL
0.4
V
Sinking current, Io = 1 mA
TABLE 8-3:
AC CHARACTERISTICS
VDD: 5 V
± 10%
TA:
-40
°C to +85°C
RPU = 10K
Description
Symbol
Min.
Typ.
Max.
Units
Time from VDD high until device accepts com-
mands
TPOR
3.5
ms
Overlap of SCI with SCK during RESET
TOX
2.0
µs
Overlap period of SCI and SCK during RESET
TR
35.0
µs
SCK high
TH
10.0
µs
SCK low
TL
10.0
µs
SCK/SCI falling to SCI changing for BITPROG,
ERASE, etc.
TC
5.0
µs
SCI high pulse during BITPROT, ERASE, etc.
TS
2.0
µs
SDIO changing from falling edge of SCI/SCK
during RESET
TD1
1.8
µs
SDIO changing from falling edge of SCK during
RDBIT
TD2
1.8
4.7
µs
SDIO tri-state after rising edge of SCK
TD3
4.5
µs
Time to program EEPROM during BITPROG,
ERASE, DECR-ERASE, etc.
TPROG
1.4
3.4
ms
Time to compute signature from falling edge of
SCK where last challenge bit is entered
TSIGN
2.5
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com