| 전자부품 데이터시트 검색엔진 |
|
LM2841 데이터시트(PDF) 2 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LM2841 데이터시트(HTML) 2 Page - Texas Instruments |
|
2 / 20 page ![]() CB 1 2 3 4 5 6 LM2840/1/2 GND FB SW PIN 1 ID VIN SHDN LM2841, LM2842 SNVS540H – MARCH 2009 – REVISED APRIL 2013 www.ti.com Connection Diagram Top View Figure 1. SOT 6 Lead See Package Number DDC (R-PDSO-G6) PIN DESCRIPTIONS Pin Name Function 1 CB SW FET gate bias voltage. Connect CBOOT cap between CB and SW. 2 GND Ground connection. Feedback pin: Set feedback voltage divider ratio with VOUT = VFB (1+(R1/R2)). Resistors should be 3 FB in the 100-10K range to avoid input bias errors. 4 SHDN Logic level shutdown input. Pull to GND to disable the device and pull high to enable the device. If this function is not used tie to VIN or leave open. 5 VIN Power input voltage pin: 4.5V to 42V normal operating range. 6 SW Power FET output: Connect to inductor, diode, and CBOOT cap. These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. 2 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated Product Folder Links: LM2841 LM2842 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |