| 전자부품 데이터시트 검색엔진 |
|
ML6430 데이터시트(PDF) 4 Page - Micro Linear Corporation |
|
|
|||||||||||||||||||||||||||||
ML6430 데이터시트(HTML) 4 Page - Micro Linear Corporation |
|
4 / 33 page ![]() ML6430/ML6431 4 PIN DESCRIPTION (Continued) PIN NAME FUNCTION 23 HRESET Horizontal reset; active low for one half pixel. 24 VBLANK Vertical blanking, active low 25 HBLANK Horizontal blanking, active low 26 CSYNC Composite sync output. May be either the raw output of sync slicer, or regenerated signal from internal pulse generators. If raw slicer output is selected, then signals disappear when input signal disappears. If regenerated output is selected, then signal is always present regardless of input conditions. Preset modes produce regenerated sync. 27 BCLAMP/BURST This is a dual mode pin. User may select either a back porch clamp pulse or a burst gate pulse via the serial control bus. Preset is BCLAMP pulse. PIN NAME FUNCTION 28 SCLAMP Sync clamp pulse occurs just after leading edge of sync. Duration is typically less than 50% of sync pulse to avoid problems with equalizers in the vertical interval, active high. 29 VCC D Digital supply pin for digital PLL. 30 GND D Digital ground pin for digital PLL. 31 P0 This is a three-state pin: low means serial bus is enabled, high or unconnected (high Z) means presets are active. Refer to Table 7. 32 P1 This is a three state pin. Refer to Table 7. If presets are disabled pin is ignored. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |