| 전자부품 데이터시트 검색엔진 |
|
AR0331 데이터시트(PDF) 21 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
AR0331 데이터시트(HTML) 21 Page - ON Semiconductor |
|
21 / 72 page ![]() AR0331_DS Rev. L Pub. 5/15 EN 20 ©Semiconductor Components Industries, LLC, 2015. AR0331: 1/3-Inch 3.1 Mp/Full HD Digital Image Sensor Pixel Output Interfaces Figure 11: Timing Diagram DLL Timing Adjustment The specification includes a DLL to compensate for differences in group delay for each data lane. The DLL is connected to the clock lane and each data lane, which acts as a control master for the output delay buffers. Once the DLL has gained phase lock, each lane can be delayed in 1/8 unit interval (UI) steps. This additional delay allows the user to increase the setup or hold time at the receiver circuits and can be used to compensate for skew introduced in PCB design. Delay compensation may be set for clock and/or data lines in the hispi_timing register R0x31C0. If the DLL timing adjustment is not required, the data and clock lane delay settings should be set to a default code of 0x000 to reduce jitter, skew, and power dissipa- tion. Figure 12: Block Diagram of DLL Timing Adjustment cp dn …. …. MSB LSB TxPost dp cn 1 UI TxPre delay delay delay delay delay data _lane 0 data _lane 1 clock _lane 0 data _lane 2 data _lane 3 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |