| 전자부품 데이터시트 검색엔진 |
|
TPS70102PWPR 데이터시트(PDF) 7 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TPS70102PWPR 데이터시트(HTML) 7 Page - Texas Instruments |
|
7 / 42 page ![]() UVLO1 Comp + - + - + - + - Thermal Shutdown 2.5V + - Current Sense Reference Vref Vref ENA_1 FB1 ENA_1 120ms Delay 0.95xVref FB2 Current Sense + - ENA_2 ENA_2 Vref VIN1 (2Pins) GND EN VIN2 (2Pins) SEQ (seeNoteB) PG1 MR2 RESET VIN1 MR1 VIN1 RisingEdge Deglitch Reset Comp VOUT2 (2Pins) FallingEdge Deglitch 0.83 x Vref FB2 V UVComp OUT2 FallingEdge Deglitch 0.83 x Vref FB1 V UVComp OUT1 Power Sequence Logic ENA_1 ENA_2 VIN1 10kW VSENSE1 (seeNoteA) V (2Pins) OUT1 VSENSE2 (seeNoteA) 10kW 0.95xVref FB1 RisingEdge Deglitch PG Comp + - TPS70145, TPS70148 TPS70151, TPS70158 TPS70102 www.ti.com SLVS222I – DECEMBER 1999 – REVISED AUGUST 2010 DEVICE INFORMATION Fixed Voltage Version A. For most applications, VSENSE1 and VSENSE2 should be externally connected to VOUT as close as possible to the device. For other implementations, refer to SENSE terminal connection discussion in the Application Information section. B. If the SEQ terminal is floating at the input, VOUT2 powers up first. Copyright © 1999–2010, Texas Instruments Incorporated Submit Documentation Feedback 7 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |