전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

A25LS512A 데이터시트(PDF) 8 Page - AMIC Technology

부품명 A25LS512A
상세설명  512Kbit Low Voltage, Serial Flash Memory
PDF  43 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMICC [AMIC Technology]
홈페이지  http://www.amictechnology.com
Logo AMICC - AMIC Technology

A25LS512A 데이터시트(HTML) 8 Page - AMIC Technology

Back Button A25LS512A Datasheet HTML 4Page - AMIC Technology A25LS512A Datasheet HTML 5Page - AMIC Technology A25LS512A Datasheet HTML 6Page - AMIC Technology A25LS512A Datasheet HTML 7Page - AMIC Technology A25LS512A Datasheet HTML 8Page - AMIC Technology A25LS512A Datasheet HTML 9Page - AMIC Technology A25LS512A Datasheet HTML 10Page - AMIC Technology A25LS512A Datasheet HTML 11Page - AMIC Technology A25LS512A Datasheet HTML 12Page - AMIC Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 43 page
background image
A25LS512A Series
(November, 2014, Version 1.1)
7
AMIC Technology Corp.
Hold Condition
The Hold (
HOLD ) signal is used to pause any serial
communications with the device without resetting the clocking
sequence. However, taking this signal Low does not
terminate any Write Status Register, Program or Erase cycle
that is currently in progress.
To enter the Hold condition, the device must be selected, with
Chip Select (
S ) Low.
The Hold condition starts on the falling edge of the Hold
(
HOLD ) signal, provided that this coincides with Serial Clock
(C) being Low (as shown in Figure 3.).
The Hold condition ends on the rising edge of the Hold
(
HOLD ) signal, provided that this coincides with Serial Clock
(C) being Low.
If the falling edge does not coincide with Serial Clock (C)
being Low, the Hold condition starts after Serial Clock (C)
next goes Low. Similarly, if the rising edge does not coincide
with Serial Clock (C) being Low, the Hold condition ends after
Serial Clock (C) next goes Low. This is shown in Figure 3.
During the Hold condition, the Serial Data Output (DO) is high
impedance, and Serial Data Input (DIO) and Serial Clock (C)
are Don’t Care.
Normally, the device is kept selected, with Chip Select (
S )
driven Low, for the whole duration of the Hold condition. This
is to ensure that the state of the internal logic remains
unchanged from the moment of entering the Hold condition.
If Chip Select (
S ) goes High while the device is in the Hold
condition, this has the effect of resetting the internal logic of
the device. To restart communication with the device, it is
necessary to drive Hold (
HOLD ) High, and then to drive
Chip Select (
S ) Low. This prevents the device from going
back to the Hold condition.
Figure 3. Hold Condition Activation
Hold
Condition
(standard use)
HOLD
C
Hold
Condition
(non-standard use)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com