 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
SM5842AP 데이터시트(PDF) 19 Page - Nippon Precision Circuits Inc |
|
|
|||||||||||||||||||||||||||||
SM5842AP 데이터시트(HTML) 19 Page - Nippon Precision Circuits Inc |
|
|
19 / 23 page  SM5842AP/APT NIPPON PRECISION CIRCUITS—19 Data Input to Output Delay Timing This is the digital filter arithmetic computation time from the completion of data input at rate fs (tINPUT) on the rising edge of LRCI to the start of data output at rate 8fs (tOUTPUT) on the falling edge of WCKO. Table 7. Output delay CKSLN SYNCN Mode tOUTPUT − tINPUT LOW (256fs) LOW After reset + sync mode 48.625/fs HIGH Jitter-free mode 48.25/fs − 49.0/fs HIGH (384fs) LOW After reset + sync mode 48.75/fs HIGH Jitter-free mode 48.375/fs − 49.125/fs Figure 10. Delay timing 1 Figure 11. Delay timing 2 48/fs 1/fs Serial data Input tINPUT tOUTPUT Serial data output tOUTPUT Serial data output WCKO (256fs) WCKO (384fs) LRCI tOUTPUT tOUTPUT−tINPUT tINPUT |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
