| 전자부품 데이터시트 검색엔진 |
|
LMP7701MA/NOPB 데이터시트(PDF) 31 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LMP7701MA/NOPB 데이터시트(HTML) 31 Page - Texas Instruments |
|
31 / 44 page ![]() +3.3V +3 .3V GND +3.3V 1 +3.3V 2 +3.3V 1 V+ 2 V+ 3 V+ 2 GND 1 VOUT 2 GND 5 +3.3V +3.3V +3.3V VOUT 4 V– 1 GND GND 1 GND 2 VOUT 2 VOUT 1 V– 1 V– 2 V– GND G N D V+ LMP7701, LMP7702, LMP7704 www.ti.com SNOSAI9I – SEPTEMBER 2005 – REVISED NOVEMBER 2015 11 Layout 11.1 Layout Guidelines Take care to minimize the loop area formed by the bypass capacitor connection between supply pins and ground. A ground plane underneath the device is recommended; any bypass components to ground should have a nearby via to the ground plane. The optimum bypass capacitor placement is closest to the corresponding supply pin. Use of thicker traces from the bypass capacitors to the corresponding supply pins will lower the power supply inductance and provide a more stable power supply. The feedback components should be placed as close to the device as possible to minimize stray parasitics. 11.2 Layout Example Figure 53. LMP7701 Example Layout Copyright © 2005–2015, Texas Instruments Incorporated Submit Documentation Feedback 31 Product Folder Links: LMP7701 LMP7702 LMP7704 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |