전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7915 데이터시트(PDF) 21 Page - Analog Devices

부품명 AD7915
상세설명  16-Bit, 1 MSPS/500 kSPS Differential PulSAR ADCs
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7915 데이터시트(HTML) 21 Page - Analog Devices

Back Button AD7915 Datasheet HTML 17Page - Analog Devices AD7915 Datasheet HTML 18Page - Analog Devices AD7915 Datasheet HTML 19Page - Analog Devices AD7915 Datasheet HTML 20Page - Analog Devices AD7915 Datasheet HTML 21Page - Analog Devices AD7915 Datasheet HTML 22Page - Analog Devices AD7915 Datasheet HTML 23Page - Analog Devices AD7915 Datasheet HTML 24Page - Analog Devices AD7915 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 26 page
background image
Data Sheet
AD7915/AD7916
Rev. 0 | Page 21 of 26
CHAIN MODE, WITHOUT BUSY INDICATOR
This mode can be used to daisy-chain multiple AD7915/
AD7916 devices on a 3-wire serial interface. This feature is
useful for reducing component count and wiring connections,
for example, in isolated multiconverter applications or for
systems with a limited interfacing capacity. Data readback is
analogous to clocking a shift register.
A connection diagram example using two AD7915/AD7916
devices is shown in Figure 43, and the corresponding timing is
given in Figure 44.
When SDI/CS and CNV are low, SDO is driven low. With SCK
low, a rising edge on CNV initiates a conversion, and selects the
chain mode. In this mode, CNV is held high during the
conversion phase and the subsequent data readback. When the
conversion is complete, the MSB is output onto SDO and the
AD7915/AD7916 enter the acquisition phase and power down.
The remaining data bits stored in the internal shift register are
clocked by subsequent SCK falling edges. For each ADC, SDI
feeds the input of the internal shift register and is clocked by the
SCK falling edge. Each ADC in the chain outputs its data MSB
first, and 16 × N clocks are required to read back the N ADCs.
The data is valid on both SCK edges. Although the rising edge
can be used to capture the data, a digital host using the SCK
falling edge allows a faster reading rate and, consequently, more
AD7915/AD7916 devices in the chain, provided that the digital
host has an acceptable hold time. The maximum conversion rate
may be reduced due to the total readback time.
CONVERT
DATA IN
CLK
DIGITAL HOST
AD7915/
AD7916
SDO
CNV
B
SCK
AD7915/
AD7916
SDO
CNV
A
SCK
SDI/CS
SDI/CS
Figure 43. Chain Mode Without Busy Indicator Connection Diagram
DA15
DA14
DA13
SCK
12
3
30
31
32
tSSDISCK
tHSDISCK
tEN
CONVERSION
ACQUISITION
tCONV
tCYC
tACQ
ACQUISITION
CNV
DA1
14
15
tSCK
tSCKL
tSCKH
DA0
17
18
16
SDOB
DB15
DB14
DB13
DA1
DB1DB0DA15
DA14
tHSDO
tDSDO
tSSCKCNV
tHSCKCNV
DA0
SDI/CSA = 0
SDOA = SDI/CSB
Figure 44. Chain Mode Without Busy Indicator Serial Interface Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com