ADS5400IPZP datasheet(17/55 Pages) TI1

17 / 55 page

CLKINP

RESETP

tPD-CLKDIV4

tRSU

tRH

CLKOUTAP

DATA BUSB

SYNCOUTB

(OVRBpins)

DATA BUS A

N+1

N+2

CLKOUTA isresetafter 7.5 CLKINcycles (+ tPD-CLKDIV4 )

SampleNandRESET

pulsecapturedhere

N+1

sampled

Phase 0: CLKOUT indesired

stateafterpowerup

Phase 1: misalignedby 1

clockafterpowerup

Phase 2: misalignedby 2

clocksafterpowerup

Phase 3: misalignedby 3

clocksafterpowerup

CLKOUTBP

Phase 0: CLKOUT indesired

stateafterpowerup

Phase 1: misalignedby 1

clockafterpowerup

Phase 2: misalignedby 2

clocksafterpowerup

Phase 3: misalignedby 3

clocksafterpowerup

LatencyofN+1 is 7.5 CLKINcycles

tPD-ADATA

IfSYNCmodeisenabled,

theOVRBpinsbecomeSYNCOUTBpins

LatencyofNandSYNCOUTBarematchedto 7.5 CLKINcycles

ThephaseofdatashownpriortoresetmatchesCLKOUTBinphase 0

ThephaseofdatashownpriortoresetmatchesCLKOUTA inphase 0

tPD-CLKDIV4

Sync

CLKOUTBisresetafter 6.5 CLKINcycles (+ tPD-CLKDIV4 )

output

N+1

output

tsu

PD-BDATA

ADS5400

www.ti.com

SLAS611C – OCTOBER 2009 – REVISED JANUARY 2016

Propagation delays and setup/hold times not drawn to scale. RESET and SYNCOUT are optional. Any clock phase

will work properly, but makes synchronization of data capture across multiple ADCs difficult without a known CLKOUT

phase. RESET can be a single pulse (as shown), low-to-high step or repetitive pulse input signal. The frequency of

repetitive RESET pulses should not exceed CLKIN/4, and should be an even divisor of CLKIN, to keep the CLKOUT

phase the same with each RESET event. SYNCOUTB transitions with the same latency as the sample that is present

when the RESET pulse is captured, shown here as sample N. Each RESET captured generates a SYNCOUT pulse,

which behaves as a data bit.

Figure 5. Dual Bus Mode - Staggered, CLKOUT Divide By 4

Submit Documentation Feedback

Product Folder Links: ADS5400

ADS5400IPZP 데이터시트(PDF) 17 Page - Texas Instruments

ADS5400IPZP 데이터시트(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

데이터시트 다운로드

링크 URL