 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
LAN8710AI 데이터시트(PDF) 73 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN8710AI 데이터시트(HTML) 73 Page - Microchip Technology |
|
|
73 / 82 page  Small Footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and flexPWR® Technology Datasheet SMSC LAN8710A/LAN8710Ai 73 Revision 1.4 (08-23-12) DATASHEET 5.5.4 MII Interface Timing This section specifies the MII interface transmit and receive timing. Please refer to Section 3.4.1, "MII," on page 30 for additional details. Note 5.15 40ns for 100BASE-TX operation, 400ns for 10BASE-T operation. Note 5.16 Timing was designed for system load between 10 pf and 25 pf. Figure 5.4 MII Receive Timing Table 5.8 MII Receive Timing Values SYMBOL DESCRIPTION MIN MAX UNITS NOTES tclkp RXCLK period Note 5.15 ns tclkh RXCLK high time tclkp*0.4 tclkp*0.6 ns tclkl RXCLK low time tclkp*0.4 tclkp*0.6 ns tval RXD[3:0], RXDV output valid from rising edge of RXCLK 28.0 ns Note 5.16 thold RXD[3:0], RXDV output hold from rising edge of RXCLK 10.0 ns Note 5.16 RXCLK RXD[3:0] RXDV tclkh tclkl tclkp tval thold tval tval thold |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
