 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
RPC564L60L5BFSR 데이터시트(PDF) 112 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
RPC564L60L5BFSR 데이터시트(HTML) 112 Page - STMicroelectronics |
|
|
112 / 137 page  Electrical characteristics RPC56EL60L5 112/137 DocID026934 Rev 1 Figure 11. Pad output delay 3.19 Reset sequence This section shows the duration for different reset sequences. It describes the different reset sequences and it specifies the start conditions and the end indication for the reset sequences. 3.19.1 Reset sequence duration Table 30 specifies the minimum and the maximum reset sequence duration for the five different reset sequences described in Section 3.19.2. VDDE/2 VOH VOL Rising Edge Output Delay Falling Edge Output Delay Pad Data Input Pad Output Table 30. RESET sequences No. Symbol Parameter Conditions TReset Unit Min Typ Max(1) 1TDRB CC Destructive Reset Sequence, BIST enabled 28 34 39 ms 2TDR CC Destructive Reset Sequence, BIST disabled — 500 4200 5000 s 3TERLB CC External Reset Sequence Long, BIST enabled 28 32 37 ms 4TFRL CC Functional Reset Sequence Long — 35 150 400 s 5TFRS CC Functional Reset Sequence Short — 1 4 10 s 1. The maximum value is applicable only if the reset sequence duration is not prolonged by an extended assertion of RESET by an external reset generator. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
