| 전자부품 데이터시트 검색엔진 |
|
LED1642GWPTR 데이터시트(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LED1642GWPTR 데이터시트(HTML) 25 Page - STMicroelectronics |
|
25 / 42 page ![]() DocID024395 Rev 6 25/42 LED1642GW Configuration register 42 8.6 SDO delay (CFG-13) Usually in SDO terminal, data are shifted out the rising edge of CLK signal (with a propagation delay of about 15 ns - signal (a) in Figure 21). The device has the possibility to shift data out the falling edge of the CLK signal (with few ns of propagation delay - signal (b) in Figure 21). This feature is active when CFG -13 bit of the configuration register is "1". Default setting for this bit is "0" hence the SDO delay is not activated by default. This feature is particularly useful when some devices are connected in daisy chain configuration with mismatched propagation delays, between CLK and SDO data path (board routing). Figure 17. Output TON (current rise time) CFG - 12 = CFG - 11 = 0 Figure 18. Output TOFF (current fall time) CFG - 2 = CFG - 11 = 0 AM13698V1 AM13699V1 Figure 19. Output TON (current rise time) CFG - 12 = CFG - 11 = 1 Figure 20. Output TOFF (current fall time) CFG - 12 = CFG - 11 = 1 AM13700V1 AM13701V1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |