| 전자부품 데이터시트 검색엔진 |
|
STGIF7CH60TS-L 데이터시트(PDF) 11 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STGIF7CH60TS-L 데이터시트(HTML) 11 Page - STMicroelectronics |
|
11 / 25 page ![]() DocID026580 Rev 6 11/25 STGIF7CH60TS-L Fault management 25 4 Fault management The device integrates an open-drain output connected to SD Pin. As soon as a fault occurs the open-drain is activated and LVGx outputs are forced low. Two types of fault can be detected: • Overcurrent (OC) sensed by the internal comparator (see more detail in Section 4.2: Smart shutdown function); • Undervoltage on supply voltage (VCC); Each fault enables the SD open drain for a different time; refer to the following Table 10: Fault timing. The device actually device remains in a fault condition (SD at low logic level and LVGx outputs disabled) for a time also depending on RC network connected to SD pin. The network generates a time contribution that is added to the internal value. Figure 4. Overcurrent timing (without contribution of RC network on SD) Table 10. Fault timing Symbol Parameter Event time SD open-drain enable time result OC Over-current event ≤ 20 μs 20 μs ≥ 20µs OC time UVLO Under-voltage lock out event ≤ 50 μs 50 µs ≥ 50 µs until the VCC_LS exceed the VCC_LS UV turn ON threshold UVLO time |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |