| 전자부품 데이터시트 검색엔진 |
|
C868 데이터시트(PDF) 21 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
C868 데이터시트(HTML) 21 Page - Infineon Technologies AG |
|
21 / 82 page ![]() C868 Data Sheet 21 V 1.0, 2003-05 Clock system The C868 clock system consist of the on-chip oscillator, PLL and multiplexer stage. The programmable Slow Down Divider (SDD) divides the PLL output clock frequency by a factor of 1...32 which is specified via CMCON.REL. The system clock is switched from the PLL output to the output from the SDD when slowdown mode is selected. Figure 11 Block Diagram of the Clock Generation On-Chip Osc clkin clkout f OSC XTAL1 XTAL2 PLL SDD MUX system clock ( fSYS) f PLL |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |