전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TPD2S017DBVR 데이터시트(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
부품명 TPD2S017DBVR
상세설명  2-Channel Ultra-Low Clamp Voltage ESD Solution
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TPD2S017DBVR 데이터시트(HTML) 6 Page - Texas Instruments

Back Button TPD2S017DBVR Datasheet HTML 2Page - Texas Instruments TPD2S017DBVR Datasheet HTML 3Page - Texas Instruments TPD2S017DBVR Datasheet HTML 4Page - Texas Instruments TPD2S017DBVR Datasheet HTML 5Page - Texas Instruments TPD2S017DBVR Datasheet HTML 6Page - Texas Instruments TPD2S017DBVR Datasheet HTML 7Page - Texas Instruments TPD2S017DBVR Datasheet HTML 8Page - Texas Instruments TPD2S017DBVR Datasheet HTML 9Page - Texas Instruments TPD2S017DBVR Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
Vcc (optional)
Ch1_In
Ch1_Out
Ch2_In
Ch2_Out
TPD2S017
TPD2S017
SLLS949B – SEPTEMBER 2009 – REVISED DECEMBER 2015
www.ti.com
7 Detailed Description
7.1 Overview
The TPD2S017 is a two-channel ESD protection device. The two-stage ESD diodes and 1-
Ω isolation resistor
topology of the device gives the system very robust and good protection during ESD strikes. The TPD2S017
conforms to the IEC61000-4-2 ESD protection standard. The TPD2S017 provides a –3-dB frequency at almost 3
GHz which provides enough bandwidth for a vast majority of applications. Thanks to the monolithic silicon
technology, the tight matching of the line capacitances and series resistances ensures a minimum distorted
differential signal and a high operating differential data rate. The DBV package offers a flow-through pin mapping
for ease of board layout.
7.2 Functional Block Diagram
7.3 Feature Description
Each channel of the TPD2S017 device has a topology of two-stage clamps with isolation resistor. This topology
optimizes the clamping performance while supporting a high bandwidth. Due to the low clamping voltage, the
down stream circuits that connect to the output of the channels are well-protected. The high IEC 61000-4-2 level
ensures the system's robustness during the ESD events. The good matching of the resistor and capacitance
values will yield minimal distortion of the signals. The low resistance and capacitance values make sure that this
device supports a high differential data rate. The flow-through pinout ensures no additional layout burden on the
printed circuit board (PCB).
7.4 Device Functional Modes
The TPD2S017 device stays passive and has low leakage during normal operation when the voltage at the input
of each channel is from 0 V to VCC and activates when that voltage exceeds one forward diode drop above VCC
or below ground. During IEC ESD events, contact transient voltages as high as ±11 kV can be suppressed.
When the voltages on the protected lines fall below the trigger voltage, the device reverts back to the low
leakage passive state.
6
Submit Documentation Feedback
Copyright © 2009–2015, Texas Instruments Incorporated
Product Folder Links: TPD2S017



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com