| 전자부품 데이터시트 검색엔진 |
|
VS6663CD 데이터시트(PDF) 61 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VS6663CD 데이터시트(HTML) 61 Page - STMicroelectronics |
|
61 / 64 page ![]() Doc ID027033 Rev 2 61/64 VS6663CD Application 61 11 Application 11.1 Schematic Figure 25. Mobile camera application VS6663CD 1.8V EXTCLK DATA+ CLK- GND SCL SDA 1.8V External clock Power down signal 100R 100R 4.7k XSHUTDOWN DATA- CLK+ SubLVDS data SubLVDS clock CCI control lines VDIG 3.6V . 2.8V VANA VCAP Notes: No connection should be made to VCAP. CCCP2 100R termination may be internal to subLVDS receiver. For CSI-2, the receiver is mandated to have an internal termination which is dynamically switched in and out depending on whether the link is in HIGH SPEED or LOW POWER mode. This transition occurs every line. 220nF . 220nF VCORE CHARGE PUMP 470nF |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |