전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SC2597 데이터시트(PDF) 10 Page - Semtech Corporation

부품명 SC2597
상세설명  Low Voltage DDR Termination Regulator
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SEMTECH [Semtech Corporation]
홈페이지  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

SC2597 데이터시트(HTML) 10 Page - Semtech Corporation

Back Button SC2597 Datasheet HTML 5Page - Semtech Corporation SC2597 Datasheet HTML 6Page - Semtech Corporation SC2597 Datasheet HTML 7Page - Semtech Corporation SC2597 Datasheet HTML 8Page - Semtech Corporation SC2597 Datasheet HTML 9Page - Semtech Corporation SC2597 Datasheet HTML 10Page - Semtech Corporation SC2597 Datasheet HTML 11Page - Semtech Corporation SC2597 Datasheet HTML 12Page - Semtech Corporation SC2597 Datasheet HTML 13Page - Semtech Corporation  
Zoom Inzoom in Zoom Outzoom out
 10 / 13 page
background image
SC2597
10
Critical Layout Guidelines
Bias and Reference Capacitors:
A 1μF capacitor must be placed as close as possible to the
IC and connected between pin 6 (VDD) and the ground
plane.
A 0.1μF capacitor must be placed as close as possible to
the IC and connected between pin 4 (VREF) and the
ground plane. The user has an option to add this capaci-
tor to the circuit but it is recommended to layout with a
capacitor place holder.
VDDQ Reference Capacitor:
An R-C filter from the supply used for VDDQ consisting of
a 100 Ω resistor and a 0.1μF capacitor should be placed as
close as possible to the IC and connected between pin 5
(VDDQ) and the ground plane, as shown on page 6.
VTT and VIN Capacitors:
Since SC2597 provides both sink and source capabilities,
the loop impedance through the input and VTT capacitors
plays an important role in circuit stability. Figure 4 shows
both sink and source current loops. Close attention to
board layout is needed to reduce ESL in these loops.
During a bode plot measurement for the sourcing current
loop, an injected small AC signal flows around the loop
from C
IN
to Q
T
through C
VTT
and then returns to C
VIN
through
the ground plane. Therefore, it is recommended to keep
the C
IN
and C
VTT
capacitors as close as possible to reduce
the ESL impedance between them. Similarly in the sinking
PG ND on top and bottom layers
C6
C7
C4
C5
Route VTT sense
trace on inner layer
VTT copper pour on top
and bottom layers
VIN copper pour on top
and/or bottom layer
C3
C2
C1
C 4,C5 shown located
on bottom side
Figure 3 — Component Placement and Layout
current loop, an injected small AC signal flows from C
VTT
through Q
B
and then returns to C
VTT
through the GND
plane. Therefore, it is recommended to keep ESL small for
this loop. Balancing the ESL of those loops gives the best
case for stability.
VIN
VTT
GN D
Q T
CVTT
CVIN
S ourcing C urrent
Loop
VIN
VTT
GN D
Q B
CVTT
CVIN
S inking C urrent Loop
Figure 4 — Small AC Signal Current Loops
Figure 2 — Gain and Phase Bode Plot
Fc = 810KHz, PM = 36 degree at 1A Source



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com