전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

UT8SP2M48 데이터시트(PDF) 12 Page - Aeroflex Circuit Technology

부품명 UT8SP2M48
상세설명  UT8SP2M48 96Megabit Pipelined SSRAM
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AEROFLEX [Aeroflex Circuit Technology]
홈페이지  http://www.aeroflex.com
Logo AEROFLEX - Aeroflex Circuit Technology

UT8SP2M48 데이터시트(HTML) 12 Page - Aeroflex Circuit Technology

Back Button UT8SP2M48 Datasheet HTML 8Page - Aeroflex Circuit Technology UT8SP2M48 Datasheet HTML 9Page - Aeroflex Circuit Technology UT8SP2M48 Datasheet HTML 10Page - Aeroflex Circuit Technology UT8SP2M48 Datasheet HTML 11Page - Aeroflex Circuit Technology UT8SP2M48 Datasheet HTML 12Page - Aeroflex Circuit Technology UT8SP2M48 Datasheet HTML 13Page - Aeroflex Circuit Technology UT8SP2M48 Datasheet HTML 14Page - Aeroflex Circuit Technology UT8SP2M48 Datasheet HTML 15Page - Aeroflex Circuit Technology UT8SP2M48 Datasheet HTML 16Page - Aeroflex Circuit Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 23 page
background image
12
36-00-01-001
Ver. 1.1.0
Aeroflex Microelectronics Solutions - HiRel
AC CHARACTERISTICS (Pre and Post-Radiation)*
(VDD= 2.3V to VDDQ, VDDQ = 2.3 to 3.6V; Unless otherwise noted, Tc is per the temperature range ordered.)1
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
tPowerup2
VDD to first valid command (READ or WRITE)
100
ms
Clock
tCYC
Clock (CLK) cycle time
7.5
25.0
ns
tCH
CLK HIGH time
0.4 * tCYC
0.6 * tCYC
ns
tCL
CLK LOW time
0.4 * tCYC
0.6 * tCYC
ns
tr, tf2
Input clock rise/fall time (10-90%)
2.25
V/ns
tclkPJ3,5
Input clock period jitter
-100
100
ps
tclkCCJ3,5
Input clock cycle to cycle jitter
150
ps
Setup Times
tAS
Address setup time prior to CLK
2.5
ns
tDS
Data setup time prior to CLK
1.5
ns
tCENS
Clock enable setup (CEN) time prior to CLK
3
ns
tWES
Write enable (WE) setup time prior to CLK
3
ns
tBWES
Byte Write enable (BWE[5:0]) setup time prior to CLK
3
ns
tADVLDS
Advance load (ADV_LD) setup time prior to CLK
2.5
ns
tCSS
Chip select (CSx) setup time prior to CLK
3
ns
Hold Times
tAH
Address hold time after CLK
1.2
ns
tDH
Data hold time after CLK
1.4
ns
tCENH
CEN hold time after CLK
1.2
ns
tWEH
WE hold time after CLK
1.5
ns
tBWEH
Byte Write enable (BWE[5:0]) hold time after CLK
1.5
ns
tADVLDH
ADV_LD hold time after CLK
0.9
ns
tCSH
CSx hold time after CLK
1.8
ns
Output Times
tCQV4
Data valid after rising CLK
7
ns
tOEQV4
Output enable (OE) active to data valid
4.0
ns
tCQOH
Data output hold time after rising CLK
2.0
ns
tCQZ5
Rising CLK to output three-state time
5.0
ns
tCQX5
Rising CLK to output enable time
1.3
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com