VRG8692-S datasheet(6/10 Pages) AEROFLEX

6 / 10 page

SCD8691 Rev H 11/12/13

Aeroflex Plainview

VRG8691/92

VIN

VOUT

VSENSE

CURR. LIMIT

ENABLE

0.1µF

47µF

VBIAS

SLOW START

VBIAS

VIN

GND

0.1µF

CDELAY

FIGURE 5 – DELAYED ENABLE

APPLICATION NOTE 3

START UP SEQUENCE

Recommended Power Supply Sequencing Options:

- OPTION 1: Controlling the ENABLE line with a Digital signal (TTL / CMOS compatible).

- Prior to applying power, disable the regulator by setting the ENABLE control line to a HIGH state.

- Apply VIN and VBIAS. 1/

- Wait until both VIN and VBIAS supplies have reached their operating levels.

- Toggle the ENABLE control line to a LOW state to turn on VOUT of the regulator.

- OPTION 2: Controlling the ENABLE line using the CDELAY feature.

- Connect a CDELAY capacitor between VBIAS and the ENABLE as shown in Figure 5 below. 2/

- Apply VIN and VBIAS. 1/

- CDELAY causes the regulator to self-enable after VBIAS has reached operating level.

NOTE: The ENABLE should always be asserted AFTER VIN and VBIAS have reached operating level.

NOTES:

1/ VIN should be applied before VBIAS if the Slow Start feature is used.

2/ CDELAY capacitor of 10uF is adequate for VBIAS rise times of up to 50ms.

VREF (=1V)

IADJ

CLOAD

47µF

VOUT

TANT

1µF

TANT

CER

VRG8692-S 데이터시트(PDF) 6 Page - Aeroflex Circuit Technology

VRG8692-S 데이터시트(HTML) 6 Page - Aeroflex Circuit Technology

Html Pages

1 2 3 4 5 6 7 8 9 10

데이터시트 다운로드

링크 URL