| 전자부품 데이터시트 검색엔진 |
|
AX88796LF 데이터시트(PDF) 55 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88796LF 데이터시트(HTML) 55 Page - ASIX Electronics Corporation |
|
55 / 71 page ![]() ASIX ELECTRONICS CORPORATION 55 AX88796 L 3-in-1 Local Bus Fast Ethernet Controller 7.4 A.C. Timing Characteristics 7.4.1 XTAL / CLOCK LCLK/XTALIN Tr Tf Tlow CLKO Tod Symbol Description Min Typ. Max Units Tcyc CYCLE TIME 40 ns Thigh CLK HIGH TIME 16 20 24 ns Tlow CLK LOW TIME 16 20 24 ns Tr/Tf CLK SLEW RATE 1 - 4 ns Tod LCLK/XTALIN TO CLKO OUT DELAY 10 7.4.2 Reset Timing LCLK/XTALIN RESET /RESET Symbol Description Min Typ. Max Units Trst Reset pulse width 100 - - LClk Warning: Some chips may needed long power down for successful PHY auto negotiation Root of cause: The PHY inside of AX88796 has a special request due to the semiconductor’s process. Namely, it needs a very long power down for successful Auto Negotiation for some chips. We made a test in lab and found it would be no problem if the PHY's initial time kept for 2 sec for all chips. If the power down is less then this number, some of the PHY's Auto Negotiation will not be complete and there will be potential to cause the link fail. If the auto negotiation time is not long enough, uncertain numbers of chip may not work properly. Tcyc Thigh |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |