전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD6676EBZ 데이터시트(PDF) 38 Page - Analog Devices

부품명 AD6676EBZ
상세설명  Wideband IF Receiver Subsystem
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD6676EBZ 데이터시트(HTML) 38 Page - Analog Devices

Back Button AD6676EBZ Datasheet HTML 34Page - Analog Devices AD6676EBZ Datasheet HTML 35Page - Analog Devices AD6676EBZ Datasheet HTML 36Page - Analog Devices AD6676EBZ Datasheet HTML 37Page - Analog Devices AD6676EBZ Datasheet HTML 38Page - Analog Devices AD6676EBZ Datasheet HTML 39Page - Analog Devices AD6676EBZ Datasheet HTML 40Page - Analog Devices AD6676EBZ Datasheet HTML 41Page - Analog Devices AD6676EBZ Datasheet HTML 42Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 90 page
background image
AD6676
Data Sheet
Rev. A | Page 38 of 90
DIGITAL PROCESSING BLOCKS
The AD6676 includes the following digital blocks between the
Σ-Δ ADC output and JESD204B transmitter core:
An ADC overload and recovery block immediately follows
the ADC. This circuitry quickly detects any ADC instability
from an overload event while ensuring fast recovery.
A digital signal processing block translates the real IF
signal from the Σ-Δ ADC to a complex zero IF, suitable for
postprocessing by the host without loss of any dynamic
range. This block includes both coarse and fine QDDCs,
along with a selectable FIR decimation filter stage that
provides decimation factors of 12, 16, 24, and 32.
A peak detection and AGC support block facilitates the
implementation of an external AGC control loop under the
control of the host. Note that the AGC pins can also be
repurposed for GPIO functions.
Figure 103 shows a diagram of the digital functional blocks
along with the SPI configurable registers pertaining to these
blocks. The following sections provide more insight into the
operation of each of these functional blocks. More information
pertaining to these SPI registers can be found in Table 32 through
Table 133.
BAND-PASS
Σ-Δ ADC
AGC
SUPPORT
AGC4, AGC3
AGC2, AGC1
REG 0x193
TO 0x19E
RESET
PEAK DETECTOR INPUT
ADC
OVERLOAD
RECOVERY
MIX1
COARSE
QDDC
NCO
REG 0x141
REG 0x143
MIX2
FINE
QDDC
NCO
REG 0x142
REG 0x144
REG 0x145
5 BITS
16 BITS
16 BITS
27dB ATTENUATOR
(1dB STEPS)
OR 4×
REG 0x188
TO 0x18B,
0x18F
GPIO CONTROL OPTION
REG 0x1B0
TO 0x1B4
ATTENUATOR CONTROL
REG 0x180 TO 0x184
DEC_MODE =
12, 16, 24 OR 32
REG 0x140
Figure 103. Simplified Block Diagram of Digital Processing Blocks



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com