전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

54LS169 데이터시트(PDF) 3 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 54LS169
상세설명  Synchronous 4-Bit Up/Down Binary Counter
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

54LS169 데이터시트(HTML) 3 Page - National Semiconductor (TI)

  54LS169 Datasheet HTML 1Page - National Semiconductor (TI) 54LS169 Datasheet HTML 2Page - National Semiconductor (TI) 54LS169 Datasheet HTML 3Page - National Semiconductor (TI) 54LS169 Datasheet HTML 4Page - National Semiconductor (TI) 54LS169 Datasheet HTML 5Page - National Semiconductor (TI) 54LS169 Datasheet HTML 6Page - National Semiconductor (TI) 54LS169 Datasheet HTML 7Page - National Semiconductor (TI) 54LS169 Datasheet HTML 8Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 3 / 8 page
background image
Switching Characteristics at VCC e 5V and TA e 25 C (See Section 1 for Test Waveforms and Output Load)
From (Input)
RL e 2kX
Symbol
Parameter
To (Output)
CL e 15 pF
CL e 50 pF
Units
Min
Max
Min
Max
fMAX
Maximum Clock
25
20
MHz
Frequency
tPLH
Propagation Delay Time
Clock to
35
39
ns
Low to High Level Output
Ripple Carry
tPHL
Propagation Delay Time
Clock to
35
44
ns
High to Low Level Output
Ripple Carry
tPLH
Propagation Delay Time
Clock to
20
24
ns
Low to High Level Output
Any Q
tPHL
Propagation Delay Time
Clock to
23
32
ns
High to Low Level Output
Any Q
tPLH
Propagation Delay Time
Enable T to
18
24
ns
Low to High Level Output
Ripple Carry
tPHL
Propagation Delay Time
Enable T to
18
28
ns
High to Low Level Output
Ripple Carry
tPLH
Propagation Delay Time
UpDown to
25
30
ns
Low to High Level Output
Ripple Carry (Note 1)
tPHL
Propagation Delay Time
UpDown to
29
38
ns
High to Low Level Output
Ripple Carry (Note 1)
Note 1
The propagation delay from UPDOWN to RIPPLE CARRY must be measured with the counter at either a minimum or a maximum count As the logic level
of the updown input is changed the ripple carry output will follow If the count is minimum the ripple carry output transition will be in phase If the count is
maximum the ripple carry output will be out of phase
3



Html Pages

1 2 3 4 5 6 7 8


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com