SP502 datasheet(22/32 Pages) SIPEX

22 / 32 page

Rev. 7/21/03

SP502 Multi-Mode Serial Transceiver

Several other approaches for driving the RDEC

and TDEC signals are possible. One approach

would use two independent 4-bit latches, one

each to drive the RDEC and TDEC pins as

separate groups. Another approach would use

one 4-bit latch, each output of the latch would

drive a corresponding pair of RDEC/TDEC

signals. For instance, RDEC

0 and TDEC0 could

be tied together and be driven by the low order

bit of the 4-bit latch.

RL & LL Control Bit Registers

A 2-bit latch is used to allow the Processor to

program the states of the RL and LL interface

signals. This latch is necessary since most SCCs

do not support RL and LL control signals.

RI Status Bit Register

A 1-bit read register is implemented using a

tri-state buffer. This will allow the Processor to

read the state of the RI (Ring Indicator) inter-

face signal. This is necessary since most SCCs

do not support the RI interface signal.

The example interface shows the SP502A’s

IC(a) input tied to the EIA-530 signal TM (Test

Mode). EIA530 does not specify an RI signal. If

EIA-530 operation is required, the RI Status Bit

of the TM signal or it could be ignored. For other

interface standards, the connector pin 25 on the

schematic could be tied to the RI signal through

a cable adapter arrangement. For instance, if

RS-232 operation is used, pin 25 of the connec-

tor could be tied to pin 22 of the RS-232 adapter

(circuit CE) and the RI Status Bit Register

then used to monitor the RS-232 signal for ring

indicator.

Baud Rate Clock Source

Most SCCs require an external clock source for

operation in asynchronous and self-clocking

applications.

I/O Connector Interface

The I/O connector is wired to the SP502A such

that the interface represents a DTE device. As

shown, the connector is wired in an EIA-530

configuration with EIA-530 signal mnemonics.

A 25-pin connector wired to the EIA-530 speci-

fication provides pins for all interface signals

supported by the SP502. If the SP502 is pro-

grammed for other physical interfaces, such as

V.35, then an adapter cable will provide the

necessary conversion from the EIA-530 pin-outs

to those required by the V.35 standard together

with its ISO-2593 connector.

Notes Regarding V.35 Operation

The user will have to provide additional resistor

networks if correct V.35 signal levels and termi-

nation impedances are required. This is neces-

sary because the SP502 does not provide V.35

signal terminations when programmed for V.35

operation. Two approaches are possible. First, if

the SP502 is permanently programmed to oper-

ate as V.35 only, with no other interface stan-

dard required, then the appropriate resistors can

be mounted on the PCB near the SP502. Second,

if the SP502 will be programmed for a variety of

standards, then a better approach might be to

provide the resistors as part of the cable adapter

assembly used to convert from the standard

EIA-530 connector pin-outs shown in the ex-

ample to the V.35/ISO-2593 connector and

pin-outs.

SP502 데이터시트(PDF) 22 Page - Sipex Corporation

SP502 데이터시트(HTML) 22 Page - Sipex Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

데이터시트 다운로드

링크 URL