| 전자부품 데이터시트 검색엔진 |
|
LP5952TLX-0.7/NOPB 데이터시트(PDF) 18 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
LP5952TLX-0.7/NOPB 데이터시트(HTML) 18 Page - Texas Instruments |
|
18 / 29 page ![]() PS1 PS2 IN GATE OUT IN GATE OUT RLOAD CLOAD LM5050-1 LM5050-1 GND GND COUT VS VS VIN 1V to 75V VOUT GND OFF OUT IN GATE LM5050-1 Off/On GND GND VBIAS 5.0V to 75V Q1 + C1 1.0 PF 100V D1 C2 22 PF 100V D2 TVS 82V VS GND R1 100 C3 0.1 PF 100V LM5050-1, LM5050-1-Q1 SNVS629E – MAY 2011 – REVISED DECEMBER 2015 www.ti.com 8.2.2 Using a Separate VS Supply for Low Vin Operation In some applications, it is desired to operate LM5050-1 from low supply voltage. The LM5050-1 can operate with a 1-V rail voltage, provided its VS pin is biased from 5 V to 75 V. The detail of such application is depicted in Figure 27. Figure 27. Using a Separate vs Supply for Low Vin Operation Schematic 8.2.3 ORing of Two Power Sources Figure 28. ORing of Two Power Sources 18 Submit Documentation Feedback Copyright © 2011–2015, Texas Instruments Incorporated Product Folder Links: LM5050-1 LM5050-1-Q1 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |