| 전자부품 데이터시트 검색엔진 |
|
TLP7920F 데이터시트(PDF) 2 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TLP7920F 데이터시트(HTML) 2 Page - Toshiba Semiconductor |
|
2 / 11 page ![]() TLP7920,TLP7920F 2 5. 5. 5. 5. Pin Assignment Pin Assignment Pin Assignment Pin Assignment 5.1. 5.1. 5.1. 5.1. Pin Functions Pin Functions Pin Functions Pin Functions Pin No. 1 2 3 4 5 6 7 8 Symbol VDD1 VIN+ VIN- GND1 GND2 VOUT- VOUT+ VDD2 Description Input side supply voltage Positive input Negative input Input side ground Output side ground Negative output Positive output Output side supply voltage 6. 6. 6. 6. Internal Circuit (Note) Internal Circuit (Note) Internal Circuit (Note) Internal Circuit (Note) Note: A 0.1 µF bypass capacitor must be connected between 1 and 4 pins and between 5 and 8 pins. 7. 7. 7. 7. Principle of Operation Principle of Operation Principle of Operation Principle of Operation 7.1. 7.1. 7.1. 7.1. Mechanical Parameters Mechanical Parameters Mechanical Parameters Mechanical Parameters Characteristics Creepage distances Clearance Internal isolation thickness 7.62-mm Pitch TLP7920 7.0 (min) 7.0 (min) 0.4 (min) 10.16-mm Pitch TLP7920F 8.0 (min) 8.0 (min) 0.4 (min) Unit mm 2015-09-10 Rev.1.0 ©2015 Toshiba Corporation |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |