| 전자부품 데이터시트 검색엔진 |
|
PI6LC48P21 데이터시트(PDF) 5 Page - Pericom Semiconductor Corporation |
|
|
|||||||||||||||||||||||||||||
PI6LC48P21 데이터시트(HTML) 5 Page - Pericom Semiconductor Corporation |
|
5 / 7 page ![]() 5 www.pericom.com PI6LC48P21 Rev. A 06/19/13 PI6LC48P21 Single Output LVPECL Clock Generator 50Ω 150Ω 0.01µF Z = 50Ω L = 0 ~ 10in 150Ω Device O Z = 50Ω O 50Ω 0.01µF LVPECL Test Circuit Power Supply Filtering Techniques As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter perfor- mance, power supply isolation is required. The PI6LC48P21 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. VDD and VDDA should be individually connected to the power supply plane through vias, and 0.1μF bypass capacitors should be used for each pin. Figure below illustrates this for a generic VDD pin and also shows that VDDA requires that an additional 10Ω resistor along with a 10μF bypass capacitor be connected to the VDDA pin. VDD 0.1µF 0.1µF 10µF 10Ω * 3.3V or 2.5V VDDA * If VDD is 2.5V, the resistor value will be di erent, see app note for details 13-0096 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |