 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ADC10064CIWM 데이터시트(PDF) 3 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
ADC10064CIWM 데이터시트(HTML) 3 Page - National Semiconductor (TI) |
|
|
3 / 14 page  Pin Descriptions DV CC,AVCC These are the digital and analog positive sup- ply voltage inputs. They should always be con- nected to the same voltage source, but are brought out separately to allow for separate bypass capacitors. Each supply pin should be bypassed with a 0.1 µF ceramic capacitor in parallel with a 10 µF tantalum capacitor to ground. INT This is the active low interrupt output. INT goes low at the end of each conversion, and returns to a high state following the rising edge of RD. S/H This is the Sample/Hold control input. When this pin is forced low (and CS is low), it causes the analog input signal to be sampled and ini- tiates a new conversion. RD This is the active low Read control input. When this RD and CS are low, any data present in the output registers will be placed on the data bus. CS This is the active low Chip Select control input. When low, this pin enables the RD and S/H pins. S0, S1 On the multiple-input devices (ADC10062 and ADC10064), these pins select the analog input that will be connected to the A/D during the conversion. The input is selected based on the state of S0 and S1 when S/H makes its High-to-Low transition (See the Timing Dia- grams). The ADC10064 includes both S0 and S1. The ADC10062 includes just S0, and the ADC10061 includes neither. V REF−, V REF+ These are the reference voltage inputs. They may be placed at any voltage between GND and V CC, but V REF+ must be greater than V REF−. An input voltage equal to VREF− pro- duces an output code of 0, and an input volt- age equal to (V REF+ − 1 LSB) produces an out- put code of 1023. V IN,VIN0, V IN1,VIN2, V IN3 These are the analog input pins. The ADC10061 has one input (V IN), the ADC10062 has two inputs (V IN0 and V IN1), and the ADC10064 has four inputs (V IN0,VIN1,VIN2 and V IN3). The impedance of the source should be less than 500 Ω for best accuracy and conversion speed. For accurate conver- sions, no input pin (even one that is not se- lected) should be driven more than 50 mV above V CC or 50 mV below ground. GND, AGND, DGND These are the power supply ground pins. The ADC10061 has a single ground pin (GND), and the ADC10062 and ADC10064 have separate analog and digital ground pins (AGND and DGND) for separate bypassing of the analog and digital supplies. The ground pins should be connected to a stable, noise-free system ground. For the devices with two ground pins, both pins should be re- turned to the same potential. DB0–DB9 These are the TRI-STATE® output pins. SPEED ADJ (ADC10062 and ADC10064 only). This pin is normally left unconnected, but by connecting a resistor between this pin and ground, the con- version time can be reduced. See the Typical Performance Curves and the table of Electri- cal Characteristics. www.national.com 3 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
