전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MB9B510R 데이터시트(PDF) 9 Page - SPANSION

부품명 MB9B510R
상세설명  This document states the current technical specifications regarding
PDF  129 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  SPANSION [SPANSION]
홈페이지  http://www.spansion.com
Logo SPANSION - SPANSION

MB9B510R 데이터시트(HTML) 9 Page - SPANSION

Back Button MB9B510R Datasheet HTML 5Page - SPANSION MB9B510R Datasheet HTML 6Page - SPANSION MB9B510R Datasheet HTML 7Page - SPANSION MB9B510R Datasheet HTML 8Page - SPANSION MB9B510R Datasheet HTML 9Page - SPANSION MB9B510R Datasheet HTML 10Page - SPANSION MB9B510R Datasheet HTML 11Page - SPANSION MB9B510R Datasheet HTML 12Page - SPANSION MB9B510R Datasheet HTML 13Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 129 page
background image
D a t a S h e e t
6
MB9B510R-DS706-00025-3v1-E, March 31, 2015
CONFIDENTIAL
 External Interrupt Controller Unit
・Up to 16 external interrupt input pin
・Include one non-maskable interrupt (NMI)
 Watchdog Timer (Two channels)
A watchdog timer can generate interrupts or a reset when a time-out value is reached.
This series consists of two different watchdogs, a Hardware watchdog and a Software watchdog.
"Hardware" watchdog timer is clocked by low-speed internal CR oscillator. Therefore, "Hardware"
watchdog is active in any power consumption mode except Stop mode.
 CRC (Cyclic Redundancy Check) Accelerator
The CRC accelerator helps a verify data transmission or storage integrity.
CCITT CRC16 and IEEE-802.3 CRC32 are supported.
・CCITT CRC16 Generator Polynomial: 0x1021
・IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7
 Clock and Reset
[Clocks]
Five clock sources (2 external oscillators, 2 internal CR oscillator, and Main PLL) that are dynamically
selectable.
・Main Clock:
4 MHz to 48 MHz
・Sub Clock:
32.768 kHz
・High-speed internal CR Clock:
4 MHz
・Low-speed internal CR Clock:
100 kHz
・Main PLL Clock
[Resets]
・Reset requests from INITX pin
・Power on reset
・Software reset
・Watchdog timers reset
・Low voltage detector reset
・Clock supervisor reset
 Clock Super Visor (CSV)
Clocks generated by internal CR oscillators are used to supervise abnormality of the external clocks.
・External OSC clock failure (clock stop) is detected, reset is asserted.
・External OSC frequency anomaly is detected, interrupt or reset is asserted.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com