전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CGS410 데이터시트(PDF) 12 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 CGS410
상세설명  Programmable Clock Generator
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

CGS410 데이터시트(HTML) 12 Page - National Semiconductor (TI)

Back Button CGS410 Datasheet HTML 8Page - National Semiconductor (TI) CGS410 Datasheet HTML 9Page - National Semiconductor (TI) CGS410 Datasheet HTML 10Page - National Semiconductor (TI) CGS410 Datasheet HTML 11Page - National Semiconductor (TI) CGS410 Datasheet HTML 12Page - National Semiconductor (TI) CGS410 Datasheet HTML 13Page - National Semiconductor (TI) CGS410 Datasheet HTML 14Page - National Semiconductor (TI) CGS410 Datasheet HTML 15Page - National Semiconductor (TI) CGS410 Datasheet HTML 16Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 18 page
background image
30 Circuit Operation (Continued)
TLF11919 – 14
FIGURE 3-12 Serial Interface Example
TLF11919 – 15
FIGURE 3-13 Minimum Cost k80 MHz CGS410 Implementation
311 APPLlCATlONS
Many applications exist which can use the synthesized
clock capability of the CGS410 Because of the CMOS na-
ture of the device it can maintain high frequency clock rates
while consuming little current
This allows use of the
CGS410 in battery powered systems
Application requirements for the CGS410 are largely dictat-
ed by the user
Figure 3-13 illustrates a low cost implemen-
tation Pulling the PCLK outputs to BVDD will turn the out-
puts off In this configuration DIFF
VOH and DIFF
VOL
are also tied to BVDD CMOS
PCLK serves as the fre-
quency output source Note also that all LCLK EXTCLK
FILTER and crystal functions can be modified to address
the needs of the application
Figure 3-14 shows the common clock drive requirements for
a video-based system The CGS410 provides all clocking
sources LCLK provides a synchronized low-frequency sub-
multiple of PCLK for driving the RAMDAC load data require-
ments In addition LCLK can easily be used to drive the
respective frame buffer array which clocks the display data
The Load Clock Enable (LCLK
EN) can be used to disable
load clock pulses during screen blanking intervals
12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com